

TRI-STATE OUTPUT DUAL 50-100-200 | BIT STATIC SHIFT REGISTERS

2509 2510 2511

SILICON GATE MOS 2000 SERIES

DESCRIPTION

These Signetics 2500 Series Dual 50, 100, and 200 bit recirculating static shift registers consist of enhancement mode P-channel silicon gate MOS devices integrated on a single monolithic chip. Internal recirculation logic plus TTL/DTL level clock signals plus TRI-STATE outputs are provided for maximum interfacing capability.

FEATURES

- TRI-STATE MOS OUTPUTS PROVIDE POWERFUL BUSSING CAPABILITY
- TTL/DTL COMPATIBLE CLOCKS PROVIDE EXTREMELY LOW CLOCK CAPACITANCE
- RECIRCULATION PATH ON CHIP
- THREE BIT LENGTHS AVAILABLE
- HIGH FREQUENCY OPERATION
- 2MHz GUARANTEED CLOCK RATE
- TTL, DTL COMPATIBLE SIGNALS
- STANDARD PACKAGES 10 LEAD TO-100, 14 PIN DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

LOW COST SEQUENTIAL ACCESS MEMORIES LOW COST STATIC BUFFER MEMORIES CRT REFRESH MEMORIES - LINE STORAGE

SPECIAL FEATURES

The three clock phases used by the register cells are generated internally by an on-chip generator. This clock generator is controlled by a single TTL/DTL 5V logic level input.

The output has three states:

"1" low impedance to +5V

"0" low impedance to -5V

"OFF" high impedance = 10 M ohm

The "OFF" state is controlled by the Output Enable control input.

PROCESS TECHNOLOGY


Use of low threshold silicon gate technology allows high speed (2 MHz Guaranteed) while reducing power dissipation and clock input capacitance dramatically as compared to conventional technologies.

The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.

BIPOLAR COMPATIBILITY

The clock and signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The TRI-STATE output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).

PIN CONFIGURATIONS (Top View)



PART IDENTIFICATION TABLE

PART NUMBER	BIT LENGTH	PACKAGE		
2509K	Dual 50	10 Pin, TO-100		
2509A	Dual 50	14 Pin, DIP		
2510K	Dual 100	10 Pin, TO-100		
2510A	Dual 100	14 Pin, DIP		
2511K	Dual 200	10 Pin, TO-100		
2511A	Dual 200	14 Pin, DIP		

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2) 0°C to +70°C

Storage Temperature -65°C to +150°C

Package Power Dissipation (A & K)

(Note 2) @ $T_A = 70^{\circ}C$ 535mW


Data and Clock Input Voltages and Supply Voltages with respect to V_{CC} (3)

+0.3V to -20 V

NOTES:

- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W.
- 3. All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless otherwise specified.
- 5. All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- 7. Typical values are at +25 °C and nomimal supply voltages.
- V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}. V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.

BLOCK DIAGRAM



- 1: If output enable = "O", output is "off".
- 2: If output enable = "1", see Truth Table.

TRUTH TABLE:

RECIRCULATE	INPUT	FUNCTION
0	0	Recirculate
0	1	Recirculate
1	0	"O" is Written
1	1	"1" is Written


NOTE: "0" = OV; "1" = +5V.

DC CHARACTERISTICS

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C; V_{CC} = +5 V \text{ (8)}, V_{DD} = -5 V \pm 5\%; V_{GG} = -12 V \pm 5\% \text{ unless otherwise noted. (Notes 4,5,6,7)}$

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
tLI	Input Load Current		10	500	nA	V _{IN} =-5.5V, T _A = 25°C
¹LO	Output Leakage Current		10	1000	nA	V _{CE} =1.05V,T _A = 25°C, V _{OUT} = -5V
¹ LC	Clock Leakage Current		10	500	nA	V_{ILC} = GND, T_A = 25°C
gal	Power Supply Current		}			
,	(Dual 50)		6.5	15	mA	Continuous Operation
	(Dual 100)		12	30	mA	F = 2MHz, T _A = 25°C
	(Dual 200)		20	40	mA	
I _{GG}	Power Supply Current		4.5	7.5	mA	
VIL	Input "Low" Voltage			1.05	V	
V _{IH} ∤	Input "High" Voltage	3.2]	5.3	V	
VILC	Clock Input "Low" Voltage	-5		1.05	v	
VIHC	Clock Input "High" Voltage	3.2		5.3	V	

TIMING DIAGRAM




AC CHARACTERISTICS


 V_{CC} = +5V (8); V_{DD} = -5V ±5%; V_{ILC} = +0.4V to 4V; V_{GG} = -12V ±5%; T_A = 0° C to +70°C


TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Clock Rep Rate	DC	3	1.5	MHz	
Clock Pulse Width	.290	.150	100	μsec	
Clock Pulse Width	.210		DC	μsec	
Clock Pulse Transition			1	μsec	
Data Write (Set-up) Time	50			nsec	
Data to Clock Hold Time	50			nsec	
Clock to Data Out Delay		200	350	nsec	
Clock to Data Out Delay			500	nsec	I _{OL} = O, I _{OL} = 1.6mA
Output Enable to Data Out			300	nsec	
Output Enable to Data Out			300	nsec	
Disconnect	}		JUU NSE	11360	
Input Capacitance			5	pF	@ 1 MHz; V _{IN} = V _{CC} ; V _{AC} = 25mV p-p
Output Capacitance		: :	5	pF	@ 1 MHz; V _{OUT} = V _{CC} ; V _{AC} = 25mV p-p
Clock Capacitance			5	pF	@ 1 MHz; $V_{\phi} = V_{CC}$; $V_{AC} = 25 \text{mV p-p}$
Output "Low" Voltage			0.4	V	1 TTL load IL = 1.6mA
Output "High" Voltage	3.0	3.5		V	1 TTL load (I _L = 100 <i>μ</i> A)
Driving 1 TTL Load					
Output "High" Voltage Driving MOS	3.6	4		v	
	Clock Pulse Width Clock Pulse Width Clock Pulse Transition Data Write (Set-up) Time Data to Clock Hold Time Clock to Data Out Delay Clock to Data Out Delay Dutput Enable to Data Out Dutput Enable to Data Out Disconnect Input Capacitance Clock Capacitance Dutput "Low" Voltage Dutput "High" Voltage Driving 1 TTL Load Dutput "High" Voltage	Clock Pulse Width Clock Pulse Width Clock Pulse Width Clock Pulse Transition Data Write (Set-up) Time Data to Clock Hold Time Clock to Data Out Delay Clock to Data Out Delay Dutput Enable to Data Out Disconnect Input Capacitance Clock Capacitance Dutput "Low" Voltage Dutput "High" Voltage Driving 1 TTL Load Dutput "High" Voltage	Clock Pulse Width Clock Pulse Width Clock Pulse Width Clock Pulse Transition Data Write (Set-up) Time Data to Clock Hold Time Clock to Data Out Delay Clock to Data Out Delay Dutput Enable to Data Out Dutput Enable to Data Out Disconnect Input Capacitance Clock Capacitance Dutput "Low" Voltage Dutput "High" Voltage Driving 1 TTL Load Dutput "High" Voltage	Clock Pulse Width Clock Pulse Width Clock Pulse Width Clock Pulse Transition Data Write (Set-up) Time Data to Clock Hold Time Clock to Data Out Delay Clock to Data Out Delay Dutput Enable to Data Out Dutput Enable to Data Out Disconnect Dutput Capacitance Clock Capacitance Dutput "Low" Voltage Dutput "High" Voltage	Clock Pulse Width Clock Pulse Width Clock Pulse Width Clock Pulse Width Clock Pulse Transition Clock Pulse Width Clock Pulse W

TIMING DIAGRAM





APPLICATIONS INFORMATION








CHARACTERISTIC CURVES













CHARACTERISTIC CURVES (Cont'd.)





SCHEMATIC DIAGRAM

