



DESCRIPTION

The 2530 has a read input which controls the entry of data from the ROM into output latches. Three-state outputs allow OR-tying for implementing larger memories. Two mask programmable output enables control the 8 output devices without affecting address circuitry.

BLOCK DIAGRAM**PIN CONFIGURATION****ABSOLUTE MAXIMUM RATINGS¹**

PARAMETER	RATING	UNIT
T_A	Temperature range	
T_{STG}	Operating	
P_D	Storage	
	Power dissipation at 70°C^2	
	0 to 70 -65 to +150 730	$^{\circ}\text{C}$
	Input and supply voltages with respect to V_{CC}^3	mW
	+0.3 to -20	V

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 5\%$, $V_{DD} = 0V$, $V_{GG} = -12V \pm 5\%$, unless otherwise specified.^{4,5,6,7}


PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{IL} V_{IH}	Input voltage ⁸ Low High	-5 3.4		0.6 5.3	V
V_{OL} V_{OH}	Output voltage Low High		$I_{OL} = 1.6\text{mA}$ $I_{OH} = 100\mu\text{A}$	3.8	0.5
I_{LI}	Input load current		$V_{IN} = -5.5V$, $T_A = 25^\circ\text{C}$	10	500
I_{LO}	Output leakage current		$V_{OUT} = 0V$, $T_A = 25^\circ\text{C}$	10	1000
I_{CC} I_{GG}	Supply current ⁹ V_{CC} V_{GG}			30 30	mA 45 45
C_{IN}	Address input capacitance		$V_{IN} = V_{CC}$, $V_{AC} = 25\text{m p-p}$, $f=1\text{MHz}$		10
					pF

AC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5V \pm 5\%$, $V_{DD} = 0V$, $V_{GG} = -12V \pm 5\%$, unless otherwise specified.

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
t_{RPW} t_{RW}	Pulse width Read ¹⁰ Read ¹¹		250 500	200 400		ns
t_{AD} t_{AG}	Address time ¹² Delay Read	Address Read high	Read low Address		50 50	ns
t_{A1} ¹³ t_{A2} ¹³	Delay time	Output Output	Address End of read pulse Output enable	625 200	700 250	ns
t_{OE}		Output		100	250	

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on $+150^\circ\text{C}$ maximum junction temperature and a thermal resistance of 110°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at $+25^\circ\text{C}$ and typical supply voltages.
- Guaranteed input levels are stated for worst case conditions including a $\pm 5\%$ variation in V_{CC} and a temperature variation of 0°C to 70°C . Actual input requirements with respect to V_{CC} are $V_{IH} = V_{CC} - 1.85V$ and $V_{IL} = V_{CC} - 4.15V$.
- Outputs open, $t_{RPW} = 250\text{ns}$, $t_{RW} = 500\text{ns}$.
- During t_{RPW} addresses are decoded and sent to the memory matrix and the stored memory data is moved to the data inputs of the output RS latches. This data is clocked into the output latches at the end (rising edge) of the read pulse. After t_{A2} data appears at the output terminals.
- During t_{RPW} data is clocked into the output latches and the address decoders are precharged in preparation for the next cycle.
- Addresses must be stable within 50ns after the read line falls and must remain stable until at least 50ns before the read line goes high.
- $t_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$.

TIMING DIAGRAM**CUSTOM CODING INFORMATION****Data Card Format****HEADER CARD****Card No. 1**

Columns 1-5 2530N or 25301

6-14 Blank

15-19 CODED

20 Blank

21 Logic state of Output Enable #2, (CS2)-Most Significant Bit

22 Logic state of Output Enable #1

23 Blank

24-71 Customer company name

72 Blank

73-80 Date

I.D./ COMMENT CARDS**Card No. 1**

Columns

1 C

2 Blank

3-80 Person responsible for reviewing Signetics truth table and company name

DATA CARDS**Card No. 1**

Columns

1-3 Decimal address (blank, blank, 0)

4 Blank

5-12 8-digit binary output (MSB-left)*

13-20 Blank

21-33 Decimal address (blank, blank, 1)

24 Blank

25-32 8-digit binary output (MSB-left)*

33-40 Blank

41-43 Decimal address (blank, blank, 2)

44 Blank

45-52 8-digit binary output (MSB-left)*

53-60 Blank

61-63 Decimal address (blank, blank, 3)

64 Blank

65-72 8-digit binary output (MSB-left)*

73-80 Blank

Card No. 2

Same format as Card No. 1

Card No. 128

128 Same format as Card No. 1

Card No. 2

Columns

1 C

2 Blank

3-80 Customer city, state, zip

*MSB = O₈

EXAMPLES

Header Card

2530 CM3531 CTRER CO PSCII TO ERERIC AND ERERIC TO PSCII CTRER CONV 3/29/77

First Data Card

0 00000000 1 00000001 2 00000000 3 00000011

Last Data Card

508 00000000 509 00000000 510 00000000 511 00000000