



DESCRIPTION

The 2530 has a read input which controls the entry of data from the ROM into output latches. Three-state outputs allow OR-tying for implementing larger memories. Two mask programmable output enables control the 8 output devices without affecting address circuitry.

BLOCK DIAGRAM**PIN CONFIGURATION****ABSOLUTE MAXIMUM RATINGS¹**

PARAMETER	RATING	UNIT
TA	Temperature range	°C
TSTG	Operating	0 to 70
Pd	Storage	-65 to +150
	Power dissipation at 70°C ²	730
	Input and supply voltages with respect to VCC ³	+0.3 to -20
		V

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 0\text{V}$, $V_{GG} = -12\text{V} \pm 5\%$,
unless otherwise specified.^{4,5,6,7}

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
Input voltage ⁸ V_{IL} V_{IH}	Low	-5		0.6	V
	High	3.4		5.3	
Output voltage V_{OL} V_{OH}	Low			0.5	V
	High	3.8			
I_{LI}	Input load current	$V_{IN} = -5.5\text{V}$, $T_A = 25^\circ\text{C}$			nA
I_{LO}	Output leakage current	$V_{OUT} = 0\text{V}$, $T_A = 25^\circ\text{C}$			nA
Supply current ⁹ I_{CC} I_{GG}	V_{CC}		30	45	mA
	V_{GG}		30	45	
C_{IN}	Address input capacitance	$V_{IN} = V_{CC}$, $V_{AC} = 25\text{m p-p}$, $f = 1\text{MHz}$			pF


AC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 0\text{V}$, $V_{GG} = -12\text{V} \pm 5\%$,
unless otherwise specified.

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ	Max	
Pulse width t_{RPW} $\overline{t}_{RPW}$	Read ¹⁰ Read ¹¹		250	200		ns
			500	400		
Address time ¹² t_{AD} t_{AG}	Address Read high	Read low Address			50	ns
					50	
Delay time t_{A1}^{13} t_{A2}^{13} t_{OE}	Output Output Output	Address End of read pulse Output enable		625	700	ns
				200	250	
				100	250	

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on $+150^\circ\text{C}$ maximum junction temperature and a thermal resistance of 110°C/W junction to ambient.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at $+25^\circ\text{C}$ and typical supply voltages.
- Guaranteed input levels are stated for worst case conditions including a $\pm 5\%$ variation in V_{CC} and a temperature variation of $0^\circ\text{C to } 70^\circ\text{C}$. Actual input requirements with respect to V_{CC} are $V_{IH} = V_{CC} - 1.85\text{V}$ and $V_{IL} = V_{CC} - 4.15\text{V}$.
- Outputs open, $t_{RPW} = 250\text{ns}$, $\overline{t}_{RPW} = 500\text{ns}$.
- During $\overline{t}_{RPW1}$ addresses are decoded and sent to the memory matrix and the stored memory data is moved to the data inputs of the output RS latches. This data is clocked into the output latches at the end (rising edge) of the read pulse. After t_{A2} data appears at the output terminals.
- During $\overline{t}_{RPW1}$ data is clocked into the output latches and the address decoders are precharged in preparation for the next cycle.
- Addresses must be stable within 50ns after the $\overline{\text{read}}$ line falls and must remain stable until at least 50ns before the read line goes high.
- $T_A = 0^\circ\text{C to } +70^\circ\text{C}$.

TIMING DIAGRAM

CUSTOM CODING
INFORMATION

Data Card Format

HEADER CARD

Card No. 1

Columns

1-5	2530N or 2530I
6-14	Blank
15-19	CODED
20	Blank
21	Logic state of Output Enable #2, (CS2)-Most Significant Bit
22	Logic state of Output Enable #1
23	Blank
24-71	Customer company name
72	Blank
73-80	Date

I.D./ COMMENT CARDS

Card No. 1

Columns

1	C
2	Blank
3-80	Person responsible for reviewing Signetics truth table and company name

Card No. 2

Columns

1	C
2	Blank
3-80	Customer city, state, zip

DATA CARDS

Card No. 1

Columns

1-3	Decimal address (blank, blank, 0)
4	Blank
5-12	8-digit binary output (MSB-left)*
13-20	Blank
21-33	Decimal address (blank, blank, 1)
34	Blank
35-42	8-digit binary output (MSB-left)*
43-50	Blank
51-63	Decimal address (blank, blank, 2)
64	Blank
65-72	8-digit binary output (MSB-left)*
73-80	Blank

Card No. 2

Same format as Card No. 1

Card No. 128

128 Same format as Card No. 1

*MSB = 0₉

EXAMPLES

Header Card

2530 CM3531 CONPR 00 ASCII TO EBCDIC AND EBCDIC TO ASCII CODE CONV 3/29/77

[illegible]

First Data Card

0 00000000 1 00000000 2 00000000 3 00000001

[illegible]

Last Data Card

508 00000000	509 00000000	510 00000000	511 00000000
--------------	--------------	--------------	--------------

[illegible]