

# 74LCX646

## Low-Voltage Octal Transceiver/Register with 5V Tolerant Inputs and Outputs

### General Description

The LCX646 consists of registered bus transceiver circuits, with outputs, D-type flip-flops, and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate pin (CPAB or CPBA). The four fundamental handling functions available are illustrated in *Figure 1* through *Figure 4*.

The LCX646 is designed for low voltage (3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.


The LCX646 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

### Features

- 5V tolerant inputs and outputs
- Ideal for low power/low noise 2.7V to 3.6V applications
- Power-down static overvoltage protection on inputs and outputs
- Outputs source/sink 24 mA
- Guaranteed simultaneous switching noise level
- Available in SOIC JEDEC and TSSOP
- Implements patented Quiet Series noise/EMI reduction circuitry
- Functionally compatible with the 74 series 646
- Latch performance exceeds 300 mA
- ESD performance:  
Human body Model > 2000V  
Machine Model > 250V


**Ordering Code:** See Section 11

### Logic Symbols



TL/F/11997-1

Pin Names	Description
A <sub>0</sub> -A <sub>7</sub>	Data Register A Inputs
B <sub>0</sub> -B <sub>7</sub>	Data Register A Outputs
CPAB, CPBA	Data Register B Inputs
SAB, SBA	Data Register B Outputs
G	Clock Pulse Inputs
DIR	Transmit/Receive Inputs
	Output Enable Input
	Direction Control Input



TL/F/11997-2

### Connection Diagram





Pin Assignment  
for SOIC and TSSOP

CPAB	1	24	$V_{CC}$
SAB	2	23	CPBA
DIR	3	22	SBA
A <sub>0</sub>	4	21	$\bar{G}$
A <sub>1</sub>	5	20	B <sub>0</sub>
A <sub>2</sub>	6	19	B <sub>1</sub>
A <sub>3</sub>	7	18	B <sub>2</sub>
A <sub>4</sub>	8	17	B <sub>3</sub>
A <sub>5</sub>	9	16	B <sub>4</sub>
A <sub>6</sub>	10	15	B <sub>5</sub>
A <sub>7</sub>	11	14	B <sub>6</sub>
GND	12	13	B <sub>7</sub>

TL/F/11997-3

	SOIC JEDEC	TSSOP JEDEC
Order Number	74LCX646WM 74LCX646WMX	74LCX646MTCX
See NS Package Number	M24B	MTC24

Preliminary Data: National Semiconductor reserves the right to make changes at any time without notice.

**Real Time Transfer****Real Time Transfer****Storage from Bus to Register****Transfer from Register to Bus**

## Function Table (Note)

G	DIR	Inputs		Data I/O		Function	
		CPAB	CPBA	SAB	SBA	A <sub>0</sub> -A <sub>7</sub>	B <sub>0</sub> -B <sub>7</sub>
H	X	H or L	H or L	X	X		Isolation
H	X	/	X	X	X	Input	Clock A <sub>n</sub> Data into A Register
H	X	X	/	X	X		Clock B <sub>n</sub> Data into B Register
L	H	X	X	L	X		A <sub>n</sub> to B <sub>n</sub> —Real Time (Transparent Mode)
L	H	/	X	L	X		Clock A <sub>n</sub> Data into A Register
L	H	H or L	X	H	X	Input	A Register to B <sub>n</sub> (Stored Mode)
L	H	/	X	H	X		Clock A <sub>n</sub> Data into A Register and Output to B <sub>n</sub>
L	L	X	X	X	L		B <sub>n</sub> to A <sub>n</sub> —Real Time (Transparent Mode)
L	L	X	/	X	L		Clock B <sub>n</sub> Data into B Register
L	L	X	H or L	X	H	Output	B Register to A <sub>n</sub> (Stored Mode)
L	L	X	/	X	H	Input	Clock B <sub>n</sub> Data into B Register and Output to A <sub>n</sub>

Note: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.


H = HIGH Voltage Level

X = Immortal

L = LOW Voltage Level

/ = LOW-to-HIGH Transition

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	−0.5V to +7.0V
DC Input Voltage ( $V_I$ )	−0.5V to +7.0V
Output Voltage ( $V_O$ )	
Outputs TRI-STATE®	−0.5V to +7.0V
Outputs Active (Note 2)	−0.5V to $V_{CC}$ + 0.5V
DC Input Diode Current ( $I_{IK}$ ) $V_I < 0$	−50 mA
DC Output Diode Current ( $I_{OK}$ )	
$V_O < 0$	−50 mA
$V_O > V_{CC}$	+50 mA
DC Output Source/Sink Current ( $I_{OH}/I_{OL}$ )	±50 mA
DC $V_{CC}$ or Ground Current per Supply Pin ( $I_{CC}$ or $I_{GND}$ )	±100 mA
Storage Temperature Range ( $T_{STG}$ )	−65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2:  $I_O$  Absolute Maximum Rating must be observed.

**DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		Units	Conditions
			Min	Max		
$V_{IH}$	High Level Input Voltage	2.7–3.6	2.0		V	$V_{OUT} \leq 0.1\text{V}$ or $\geq V_{CC} - 0.1\text{V}$
$V_{IL}$	Low Level Input Voltage	2.7–3.6		0.8		
$V_{OH}$	High Level Output Voltage	2.7–3.6 2.7 3.0 3.0	$V_{CC} - 0.2$ 2.2 2.4 2.2		V	$I_{OH} = -100 \mu\text{A}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -18 \text{ mA}$ $I_{OH} = -24 \text{ mA}$
$V_{OL}$	Low Level Output Voltage	2.7–3.6 2.7 3.0		0.2 0.4 0.55	V	$I_{OL} = 100 \mu\text{A}$ $I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
$I_I$	Input Leakage Current	2.7–3.6		±5.0	$\mu\text{A}$	$0 \leq V_I \leq 5.5\text{V}$
$I_{OZ}$	TRI-STATE I/O Leakage	2.7–3.6		±5.0	$\mu\text{A}$	$0 \leq V_O \leq 5.5\text{V}$ ( $V_I = V_{IH}$ or $V_{IL}$ )
$I_{OFF}$	Power Off Leakage Current	0		100	$\mu\text{A}$	$V_I$ or $V_O = 5.5\text{V}$
$I_{CC}$	Quiescent Supply Current	2.7–3.6		10	$\mu\text{A}$	$V_I = V_{CC}$ or GND
				±10	$\mu\text{A}$	$3.6 \leq (V_I, V_O) \leq 5.5\text{V}$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	2.7–3.6		500	$\mu\text{A}$	$V_{IH} = V_{CC} - 0.6\text{V}$

**Recommended Operating Conditions**

Supply Voltage	
Operating	2.0V to 3.6V
Data Retention Only	1.5V to 3.6V
Input Voltage ( $V_I$ )	0V to 5.5V
Output Voltage ( $V_O$ )	
Output in Active State	0V to $V_{CC}$
Output In "OFF" State	0V to 5.5V
Output Current $I_{OH}/I_{OL}$	
$V_{CC} = 3.0\text{V}$ to 3.6V	±24 mA
$V_{CC} = 2.7\text{V}$ to 3.0V	±12 mA
Free Air Operating Temperature ( $T_A$ )	−40°C to +85°C
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{IN} = 0.8\text{V}$ to 2.0V, $V_{CC} = 3.0\text{V}$	10 ns/V

**AC Electrical Characteristics:** See Section 2 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = -40°C to +85°C C <sub>L</sub> = 50 pF		Units
			Min	Max (Note 2)	
t <sub>PHL</sub> , t <sub>PZH</sub>	Propagation Delay Bus to Bus	2.7 3.0–3.6	1.5 1.5	8.0 7.0	ns
	Propagation Delay Clock to Bus	2.7 3.0–3.6	1.5 1.5	9.5 8.5	
t <sub>PHL</sub> , t <sub>PZH</sub>	Propagation Delay SAB or SBA to A <sub>n</sub> or B <sub>n</sub>	2.7 3.0–3.6	1.5 1.5	9.5 8.5	ns
	Output Enable Time G̅ to A <sub>n</sub> or B <sub>n</sub>	2.7 3.0–3.6	1.5 1.5	9.5 8.5	
t <sub>PHZ</sub> , t <sub>PZL</sub>	Output Disable Time G̅ to A <sub>n</sub> or B <sub>n</sub>	2.7 3.0–3.6	1.5 1.5	9.5 8.5	ns
	Output Disable Time DIR to A <sub>n</sub> or B <sub>n</sub>	2.7 3.0–3.6	1.5 1.5	9.5 8.5	
t <sub>PHZ</sub> , t <sub>PZL</sub>	Output Disable Time DIR to A <sub>n</sub> or B <sub>n</sub>	2.7 3.0–3.6	1.5 1.5	9.5 8.5	ns
	Setup Time	2.7 3.0–3.6	2.5 2.5		
t <sub>H</sub>	Hold Time	2.7 3.0–3.6	1.5 1.5		ns
t <sub>W</sub>	Pulse Width	2.7 3.0–3.6	4.0 4.0		ns
t <sub>OSSH</sub> , t <sub>OSLH</sub>	Output to Output Skew (Note 1)	3.0		1.0	ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t<sub>OSSH</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

Note 2: The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

**Dynamic Switching Characteristics:** See Section 2 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C	Units	Conditions
			Typical		
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	3.3	0.8	V	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	3.3	0.8	V	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V

**Capacitance**

Symbol	Parameter	Typical	Units	Conditions
C <sub>IN</sub>	Input Capacitance	7	pF	V <sub>CC</sub> = Open V <sub>I</sub> = 0V or V <sub>CC</sub>
C <sub>I/O</sub>	Input/Output Capacitance	8	pF	V <sub>CC</sub> = 3.3V V <sub>I</sub> = 0V or V <sub>CC</sub>
C <sub>PD</sub>	Power Dissipation Capacitance	32	pF	V <sub>CC</sub> = 3.3V V <sub>I</sub> = 0V or V <sub>CC</sub> F = 10 MHz