National Semiconductor

ADVANCE INFORMATION

74LVT16652

3.3V ABT 16-Bit Transceiver/Register with TRI-STATE® Outputs

General Description

The LVT16652 consists of sixteen bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Each byte has separate control inputs which can be shorted together for full 16-bit operation. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBĀ) are provided to control the transceiver function.

The transceivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16652 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- Input and output interface capability to systems at 5V V_{CC}
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Available in SSOP and TSSOP
- Functionally compatible with the 74 series 16652
- Latch-up performance exceeds 500 mA

Ordering Code: See Section 11

OEAB_n, OEBA_n

Number

Pin Names	Description
A ₀ -A ₁₆	Data Register A Inputs/
	TRI-STATE Outputs
B ₀ -B ₁₆	Data Register B Inputs/
10	TRI-STATE Outputs
CPAB _n , CPBA _n	Clock Pulse Inputs
SAB _n , SBA _n	Select Inputs

Output Enable Inputs

SSOP EIAJ TSSOP JEDEC Order Number 74LVT16652MEA 74LVT16652MTD 74LVT16652MEAX 74LVT16652MTDX NS Package

MS56A

Connection Diagram

Pin Assignment for SSOP and TSSOP


SSOP and TSSOP									
OEAB, -	, 0	56	- OEBA						
CPAB, -	2	55	- CPBA						
SAB, -	3	54	- SBA,						
GND -	4	53	- GND						
4₀ —	5	52	— B ₀						
A,	6	51	— В ₁						
v _{cc} —	7	50	- v _{cc}						
A ₂ —	8	49	— В ₂						
A3 —	9	48	— Вз						
A4 —	10	47	— B4						
GND -	11	46	— GND						
A5 —	12	45	— В ₅						
4 ₆ —	13	44	- - B ₆						
A7 —	14	43	— В ₇						
А ₈ —	15	42	— в _в						
A9 —	16	41	— B ₉						
4 ₀ —	17	40	— B ₁₀						
GND	18	39	— GND						
A _{1 1} —	19	38	— B ₁ 1						
A ₁₂ -	20	37	— В ₁₂						
A ₁₃ —	21	36	— В ₁₃						
v _{cc} —	22	35	− v _{cc}						
4 ₁₄ —	23	34	— B _{1.4}						
A ₁₅ —	24	33	— B ₁₅						
GND -	25	32	— GND						
SAB ₂ —	26	31	— SBA ₂						
CPAB ₂ -	27	30	— СРВА ₂						
OEAB ₂ —	28	29	- OEBA2						

TL/F/12024-1

MTD56

TL/F/12024-3

Logic Diagrams



TO 7 OTHER CHANNELS Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both.

The select (SAB_n, SBA_n) controls can multiplex stored and real-time.

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the LVT16652.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appro-

priate Clock Inputs (CPAB_n, CPBA_n) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB_n and OEBA_n. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.




FIGURE 1

Truth Table (Note)

Inputs				Inputs/Outputs		Operating Mode			
OEAB ₁	OEBA ₁	CPAB ₁	CPBA ₁	SAB ₁	SBA ₁	A ₀ thru A ₇	B ₀ thru B ₇		
L	Н	H or L	H or L	х	х	Input	Input	Input	Isolation
L	Н	1	5	X	×		iiipat	Store A and B Data	
×	Н	5	H or L	×	×	Input	Not Specified	Store A, Hold B	
Н	Н	_	1	х	×	Input	Output	Store A in Both Registers	
L	Х	HorL	5	х	х	Not Specified	Input	Hold A, Store B	
L	L	_	1	х	х	Output	Input	Store B in Both Registers	
L	L	Х	Х	X	L	Output	Output	Input	Real-Time B Data to A Bus
L	L	×	H or L	Х	Н		mput	Store B Data to A Bus	
Н	Н	Х	X	L	х	Input	Output	Real-Time A Data to B Bus	
Н	Н	H or L	×	Н	X-			Stored A Data to B Bus	
н	L	HorL	H or L	Н	Н	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus	

Note: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs. This also applies to data I/O (A and B: 8-15) and #2 control pins.