



SBOS399D - JUNE 2007-REVISED JULY 2011

Programmable Gamma-Voltage Generator and V_{COM} Calibrator with Integrated Two-Bank Memory


Check for Samples: BUF22821

FEATURES

- 24-CHANNEL GAMMA
 - 22-CHANNEL PROGRAMMABLE
 - 2-CHANNEL STATIC GAMMA
- 2-CHANNEL PROGRAMMABLE V_{COM}
- 10-BIT RESOLUTION
- 16x REWRITABLE NONVOLATILE MEMORY
- TWO INDEPENDENT MEMORY BANKS
- RAIL-TO-RAIL OUTPUT
- LOW SUPPLY CURRENT: 0.5mA/channel
- SUPPLY VOLTAGE: 9V to 20VDIGITAL SUPPLY: 2V to 5.5V
- I²C™ INTERFACE

APPLICATIONS

TFT-LCD REFERENCE DRIVERS



DESCRIPTION

The BUF22821 offers 22 programmable gamma channels, two programmable V_{COM} channels, and two static gamma channels. It is ideal for the new 10-bit source drivers that require 22 gamma channels.

The final gamma and V_{COM} values can be stored in the on-chip, nonvolatile memory. To allow for programming errors or liquid crystal display (LCD) panel rework, the BUF22821 supports up to 16 write operations to the on-chip memory. The BUF22821 has two separate banks of memory, allowing simultaneous storage of two different gamma curves to facilitate switching between gamma curves.

All gamma and V_{COM} channels offer a rail-to-rail output that typically swings to within 100mV of either supply rail with a 10mA load. All channels are programmed using an I^2C interface that supports standard operations up to 400kHz and high-speed data transfers up to 3.4MHz.

The BUF22821 is manufactured using Texas Instruments' proprietary, state-of-the-art, high-voltage CMOS process. This process offers very dense logic and high supply voltage operation of up to 20V. The BUF22821 is offered in a HTSSOP-38 PowerPAD™ package. It is specified from −40°C to +85°C.

RELATED PRODUCTS

FEATURES	PRODUCT
12-Channel Gamma Correction Buffer	BUF12800
20-Channel Programmable Buffer, 10-Bit, V _{COM}	BUF20800
16-/20-Channel Programmable Buffer with Memory	BUF20820
Programmable V _{COM} Driver	BUF01900
18V Supply, Traditional Gamma Buffers	BUF11704
22V Supply, Traditional Gamma Buffers	BUF11705

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. I^2C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE	PACKAGE DESIGNATOR	PACKAGE MARKING
BUF22821	HTSSOP-38	DCP	BUF22821

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

		BUF22821	UNIT
Supply Voltage, V _S		+22	V
Supply Voltage,	V_{SD}	+6	V
Digital Input Ter	minals, SCL, SDA, AO, BKSEL: Voltage	-0.5 to +6	V
Digital Input Ter	minals, SCL, SDA, AO, BKSEL: Current	±10	mA
Analog Input Te	rminals, STATINL, STATINH: Voltage	-0.5 to $V_S + 0.5$	V
Analog Input Terminals, STATINL, STATINH: Current		±10	mA
Output Short-Circuit (2)		Continuous	
Operating Temperature		-40 to +95	°C
Storage Temperature		-65 to +150	°C
Junction Tempe	rature	+125	°C
Human Body Model		4000	V
ESD Ratings	Charged-Device Model	1000	V
	Machine Model	200	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

⁽²⁾ Short-circuit to ground, one channel at a time.



ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +85°C. At $T_A = +25^{\circ}C$, $V_S = +18V$, $V_{SD} = +2V$, $R_L = 1.5k\Omega$ connected to ground, and $C_L = 200pF$, unless otherwise noted.


PARAMETER						
		CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG GAMMA BUFFER CHAM	INELS					
Reset Value		Code 512		9		V
OUT 1-22 Output Swing: High		Code = 1023, Sourcing 10mA	17.7	17.85		V
OUT 1-22 Output Swing: Low		Code = 0, Sinking 10mA		0.07	0.2	V
STATINH Output Swing: High		V _{IN} = 18V, Sourcing 10mA	17.7	17.85		V
STATINL Output Swing: Low		V _{IN} = 0V, Sinking 10mA		0.17	0.25	V
V _{COM} 1, 2 Output Swing: High		Code = 1023, Sourcing 100mA	13	16.2		V
V _{COM} 1, 2 Output Swing: Low		Code = 0, Sinking 100mA		0.6	2	V
Continuous Output Current		Note (1)		30		mA
Output Accuracy				±20	±50	mV
vs Temperature		Code 512		±25		μ ۷/ ° C
Integral Nonlinearity	INL			0.3		Bits
Differential Nonlinearity	DNL			0.3		Bits
Load Regulation, 10mA	REG	Code 512 or $V_{CC}/2$, I_{OUT} = +5mA to -5mA Step		0.5	1.5	mV/mA
OTP MEMORY						
Number of OTP Write Cycles					16	Cycles
Memory Retention				100		Years
ANALOG POWER SUPPLY						
Operating Range			9		20	V
Total Analog Supply Current	Is	Outputs at Reset Values, No Load		12	17	mA
Over Temperature					18	mA
DIGITAL						
Logic 1 Input Voltage	V_{IH}		0.7 × V _{SD}			V
Logic 0 Input Voltage	V_{IL}				0.3 × V _{SD}	V
Logic 0 Output Voltage	V_{OL}	I _{SINK} = 3mA		0.15	0.4	V
Input Leakage				±0.01	±10	μΑ
Clock Frequency	f _{CLK}	Standard/Fast Mode			400	kHz
		High-Speed Mode			3.4	MHz
DIGITAL POWER SUPPLY						
Operating Range	V_{SD}		2.0		5.5	V
Digital Supply Current	I _{SD}	Outputs at Reset Values, No Load, Two-Wire Bus Inactive		115	150	μΑ
Over Temperature				115		μ Α
TEMPERATURE RANGE						
Specified Range			-40		+85	°C
Operating Range		Junction Temperature < +125°C	-40		+95	°C
Storage Range			-65		+150	°C
Thermal Resistance ⁽¹⁾	θ_{JA}					
HTSSOP-38		Note (1)		40		°C/W

⁽¹⁾ Thermal pad attached to printed circuit board (PCB), 0lfm airflow, JEDEC High-K test board.



PIN CONFIGURATION

BUF22821 HTSSOP-38 Top View



NOTE: (1) GND_A and GND_D must be connected together.



PIN DESCRIPTIONS

PIN#	NAME	DESCRIPTION
1	V _{COM} 2	V _{COM} channel 2
2	STATINH	Static gamma input high; voltage can be set by external voltage divider.
3	OUT21	DAC output 21
4	OUT22	DAC output 22
5	OUT1	DAC output 1
6	OUT2	DAC output 2
7	OUT3	DAC output 3
8	OUT4	DAC output 4
9	OUT5	DAC output 5
10	OUT6	DAC output 6
11, 28	GND _A	Analog ground; must be connected to digital ground (GND _D).
12, 27	V _S	V _S connected to analog supply
13	OUT7	DAC output 7
14	OUT8	DAC output 8
15	OUT9	DAC output 9
16	STATOUTH	Static gamma output high; connect to gamma input on source driver that is closest to V _S .
17	V _{SD}	Digital supply; connect to logic supply
18	SCL	Serial clock input; open-drain, connect to pull-up resistor.
19	SDA	Serial data I/O; open-drain, connect to pull-up resistor.
20	A0	A0 address pin for I ² C address; either connect to logic 1 or logic 0.
21	BKSEL	Selects memory bank 0 or 1; either connect to logic 1 to select bank 1 or logic 0 to select bank 0.
22	GND_D	Digital ground; must be connected to analog ground at the BUF22821.
23	OUT10	DAC output 10
24	OUT11	DAC output 11
25	OUT12	DAC output 12
26	OUT13	DAC output 13
29	OUT14	DAC output 14
30	OUT15	DAC output 15
31	OUT16	DAC output 16
32	OUT17	DAC output 17
33	OUT18	DAC output 18
34	STATOUTL	Static gamma output low; connect to gamma input on source driver that is closest to GND
35	OUT19	DAC output 19
36	OUT20	DAC output 20
37	STATINL	Static gamma input low; voltage can be set by external voltage divider
38	V _{COM} 1	V _{COM} channel 1



TYPICAL CHARACTERISTICS

At T_A = +25°C, V_S = +18V, V_{SD} = +2V, R_L = 1.5k Ω connected to ground, and C_L = 200pF, unless otherwise noted.




Figure 1.




Figure 2.

OUTPUT VOLTAGE vs OUTPUT CURRENT (STATOUTL)





Figure 3.






Figure 4.

DIGITAL SUPPLY CURRENT vs TEMPERATURE




Figure 5.

ANALOG SUPPLY CURRENT vs TEMPERATURE





Figure 6.



TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = +18V, V_{SD} = +2V, R_L = 1.5k Ω connected to ground, and C_L = 200pF, unless otherwise noted.







Figure 7.

Figure 8.









Figure 9.

Figure 10.

1ms/div





APPLICATION INFORMATION

GENERAL

The BUF22821 programmable voltage reference allows fast and easy adjustment of 22 programmable gamma reference outputs and two V_{COM} outputs, each with 10-bit resolution. The BUF22821 is programmed through a high-speed, I²C interface. The final gamma and V_{COM} values can be stored in the on-chip, nonvolatile memory. To allow programming errors or liquid crystal display (LCD) panel rework, the BUF22821 supports up to 16 write operations to the on-chip memory. The BUF22821 has two separate banks of memory, allowing simultaneous storage of two different gamma curves to facilitate dynamic switching between gamma curves.

The BUF22821 can be powered using an analog supply voltage from 9V to 20V, and a digital supply from 2V to 5.5V. The digital supply must be applied prior to the analog supply to avoid excessive current and power consumption, or possibly even damage to the device if left connected only to the analog supply for extended periods of time. A typical configuration of the BUF22821 is illustrated in Figure 12.

TWO-WIRE BUS OVERVIEW

The BUF22821 communicates through an industry-standard, two-wire interface to receive data in slave mode. This standard uses a two-wire, open-drain interface that supports multiple devices on a single bus. Bus lines are driven to a logic low level only. The device that initiates the communication is called a *master*, and the devices controlled by the master are *slaves*. The master generates the serial clock on the clock signal line (SCL), controls the bus access, and generates the START and STOP conditions.

To address a specific device, the master initiates a START condition by pulling the data signal line (SDA)

from a HIGH to a LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.

Data transfer is then initiated and eight bits of data are sent, followed by an Acknowledge bit. During data transfer, SDA must remain stable while SCL is HIGH. Any change in SDA while SCL is HIGH is interpreted as a START or STOP condition.

Once all data have been transferred, the master generates a STOP condition, indicated by pulling SDA from LOW to HIGH while SCL is HIGH. The BUF22821 can act only as a slave device; therefore, it never drives SCL. SCL is an input only for the BUF22821.

ADDRESSING THE BUF22821

The address of the BUF22821 is 111010x, where *x* is the state of the A0 pin. When the A0 pin is LOW, the device acknowledges on address 74h (1110100). If the A0 pin is HIGH, the device acknowledges on address 75h (1110101). The A0 pin settings and BUF22821 address options are shown in Table 1.

Other valid addresses are possible through a simple mask change. Contact your TI representative for information.

Table 1. Quick-Reference Table of BUF22821
Addresses

DEVICE/COMPONENT	
BUF22821 Address:	ADDRESS
A0 pin is LOW (device acknowledges on address 74h)	1110100
A0 pin is HIGH (device acknowledges on address 75h)	1110101

Table 2. Quick-Reference Table of Command Codes

COMMAND	CODE				
General Call Reset	Address byte of 00h followed by a data byte of 06h.				
High-Speed Mode	00001xxx, with SCL ≤ 400kHz; where xxx are bits unique to the Hs-capable master. This byte is called the Hs master code.				






Figure 12. Typical Application Configuration



DATA RATES

The two-wire bus operates in one of three speed modes:

- Standard: allows a clock frequency of up to 100kHz;
- Fast: allows a clock frequency of up to 400kHz; and
- High-speed mode (also called Hs mode): allows a clock frequency of up to 3.4MHz.

The BUF22821 is fully compatible with all three modes. No special action is required to use the device in Standard or Fast modes, but High-speed mode must be activated. To activate High-speed mode, send a special address byte of 00001xxx, with SCL = 400kHz, following the START condition; where xxx are bits unique to the Hs-capable master, which can be any value. This byte is called the Hs master code. (Note that this is different from normal address bytes-the low bit does not indicate read/write status.) The BUF22821 responds to the High-speed command regardless of the value of these last three bits. The BUF22821 does not acknowledge this byte; the communication protocol acknowledgement of the Hs master code. On receiving a master code, the BUF22821 switches on its Hs mode filters, and communicates at up to 3.4MHz. Additional high-speed transfers may be initiated without resending the Hs mode byte by generating a repeat START without a STOP. The BUF22821 switches out of Hs mode with the next STOP condition.

GENERAL-CALL RESET AND POWER-UP

The BUF22821 responds to a General-Call Reset, which is an address byte of 00h (0000 0000) followed by a data byte of 06h (0000 0110). The BUF22821 acknowledges both bytes. Upon receiving a General-Call Reset, the BUF22821 performs a full internal reset, as though it had been powered off and then on. It always acknowledges the General-Call address byte of 00h (0000 0000), but does not acknowledge any General-Call data bytes other than 06h (0000 0110).

When the BUF22821 powers up, it automatically performs a reset. As part of the reset, the BUF22821 is configured for all outputs to change to the last programmed nonvolatile memory values, or 1000000000 if the nonvolatile memory values have not been programmed.

OUTPUT VOLTAGE

Buffer output values are determined by the analog supply voltage (V_S) and the decimal value of the binary input code used to program that buffer. The value is calculated using Equation 1:

$$V_{OUT} = V_{S} \times \left[\frac{CODE_{10}}{1024} \right]$$
 (1)

The BUF22821 outputs are capable of a full-scale voltage output change in typically 5µs—no intermediate steps are required.

UPDATING THE DAC OUTPUTS

Because the BUF22821 features a double-buffered register structure, updating the digital-to-analog converter (DAC) and/or the V_{COM} register is not the same as updating the DAC and/or V_{COM} output voltage. There are two methods for updating the DAC/ V_{COM} output voltages.

Method 1: Method 1 is used when it is desirable to have the DAC/V_{COM} output voltage change immediately after writing to a DAC register. For each write transaction, the master sets data bit 15 to a '1'. The DAC/V_{COM} output voltage update occurs after receiving the 16th data bit for the currently-written register.

Method 2: Method 2 is used when it is desirable to have all DAC/V_{COM} output voltages change at the same time. First, the master writes to the desired DAC/V_{COM} channels with data bit 15 a '0'. Then, when writing the last desired DAC/V_{COM} channel, the master sets data bit 15 to a '1'. All DAC/V_{COM} channels are updated at the same time after receiving the 16th data bit.

NONVOLATILE MEMORY

BKSEL Pin

The BUF22821 has 16x rewrite capability of the nonvolatile memory. Additionally, the BUF22821 has the ability to store two distinct gamma curves in two different nonvolatile memory banks, each of which has 16x rewrite capability. One of the two available banks is selected using the external input pin, BKSEL. When this pin is low, BANK0 is selected; when this pin is high, BANK1 is selected.

When the BKSEL pin changes state, the BUF22821 acquires the last programmed DAC/V_{COM} values from the nonvolatile memory associated with this newly chosen bank. At power-up, the state of the BKSEL pin determines which memory bank is selected.



The I²C master also has the ability to update (acquire) the DAC registers with the last programmed nonvolatile memory values using software control. The bank to be acquired depends on the state of BKSEL.

General Acquire Command

A general acquire command is used to update all registers and DAC/V $_{\rm COM}$ outputs to the last programmed values stored in nonvolatile memory. A single-channel acquire command updates only the register and DAC/V $_{\rm COM}$ output of the DAC/V $_{\rm COM}$ corresponding to the DAC/V $_{\rm COM}$ address used in the single-channel acquire command.

The sequence to initiate a general channel acquire is as follows:

- 1. Be sure BKSEL is in its desired state and has been stable for at least 1ms.
- 2. Send a START condition on the bus.
- Send the appropriate device address (based on A0) and the read/write bit = LOW. The BUF22821 acknowledges this byte.
- 4. Send a DAC/V_{COM} pointer address byte. Set bit D7 = 1 and D6 = 0. Bits D5–D0 are any valid DAC/V_{COM} address. Only addresses 000000 to 010111 are valid and are acknowledged. See Table 5 for valid DAC/V_{COM} addresses.
- 5. Send a STOP condition on the bus.

Approximately 750 μ s (±80 μ s) after issuing this command, all DAC/V_{COM} registers and DAC/V_{COM} output voltages change to the respective, appropriate nonvolatile memory values.

Single-Channel Acquire Command

The sequence to initiate a single-channel acquire is as follows:

- Be sure BKSEL is in its desired state and has been stable for at least 1ms.
- 2. Send a START condition on the bus.
- 3. Send the device address (based on A0) and read/write bit = LOW. The BUF22821 acknowledges this byte.
- 4. Send a DAC/ $V_{\rm COM}$ pointer address byte using the DAC/ $V_{\rm COM}$ address corresponding to the output and register to update with the OTP memory value. Set bit D7 = 0 and D6 = 1. Bits D5–D0 are the DAC/ $V_{\rm COM}$ address. Only addresses 000000 to 010111 are valid and are acknowledged. See Table 5 for valid DAC/ $V_{\rm COM}$ addresses.
- 5. Send a STOP condition on the bus.

Approximately 36 μ s (±4 μ s) after issuing this command, the specified DAC/V_{COM} register and DAC/V_{COM} output voltage change to the appropriate OTP memory value.

MaxBank

The BUF22821 can provide the user with the number of times the nonvolatile memory of a particular DAC/V_{COM} channel nonvolatile memory has been written to for the current memory bank. This information is provided by reading the register at pointer address 111111.

There are two ways to update the MaxBank register:

- After initiating a single-acquire comand, the BUF22821 updates the MaxBank register with a code corresponding to how many times that particular channel memory has been written to.
- Following a general-acquire command, the BUF22821 updates the MaxBank register with a code corresponding to the maximum number of times the most used channel (OUT1-22 and V_{COM}s) has been written to.

MaxBank is a read-only register and is only updated by performing a general- or single-channel acquire.

Table 3 shows the relationship between the number of times the nonvolatile memory has been programmed and the corresponding state of the MaxBank Register.

Table 3. MaxBank Details

TIMES WRITTEN TO	RETURNS CODE
0	0000
1	0000
2	0001
3	0010
4	0011
5	0100
6	0101
7	0110
8	0111
9	1000
10	1001
11	1010
12	1011
13	1100
14	1101
15	1110
16	1111



Parity Error Correction

The BUF22821 provides single-bit parity error correction for data stored in the nonvolatile memory to provide increased reliability of the nonvolatile memory. Should a single bit of nonvolatile memory for a channel fail, the BUF22821 corrects for it and updates the appropriate DAC with the intended value when its memory is acquired.

Should more than one bit of nonvolatile memory for a channel fail, the BUF22821 does not correct for it, and updates the appropriate DAC/V_{COM} with the default value of 1000000000.

DIE_ID AND DIE_REV REGISTERS

The user can verify the presence of the BUF22821 in the system by reading from address *111101*. The BUF22821 returns *0101100100100101* when read at this address.

READ/WRITE OPERATIONS

Read and write operations can be done for a single DAC/V_{COM} or for multiple $DACs/V_{COM}s$. Writing to a DAC/V_{COM} register differs from writing to the nonvolatile memory. Bits D15-D14 of the most significant byte of data determines if data are written to the DAC/V_{COM} register or the nonvolatile memory.

Read/Write: DAC/V_{COM} Register (volatile memory)

The BUF22821 is able to read from a single DAC/ V_{COM} , or multiple DACs/ V_{COM} s, or write to the register of a single DAC/ V_{COM} , or multiple DACs/ V_{COM} s in a single communication transaction. DAC pointer addresses begin with 000000 (which corresponds to OUT1) through 010111 (which corresponds to OUT22).

Write commands are performed by setting the read/write bit LOW. Setting the read/write bit HIGH performs a read transaction.

Writing: DAC/V_{COM} Register (volatile memory)

To write to a single DAC/V_{COM} register:

- 1. Send a START condition on the bus.
- Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte.
- 3. Send a DAC/ $V_{\rm COM}$ pointer address byte. Set bit D7 = 0 and D6 = 0. Bits D5–D0 are the DAC/ $V_{\rm COM}$ address. Only addresses 000000 to 010111 are valid and are acknowledged; see Table 5 for valid addresses.

- 4. Send two bytes of data for the specified register. Begin by sending the most significant byte first (bits D15–D8, of which only bits D9 and D8 are used, and bits D15–D14 must not be 01), followed by the least significant byte (bits D7–D0). The register is updated after receiving the second byte.
- 5. Send a STOP or START condition on the bus.

The BUF22821 acknowledges each data byte. If the master terminates communication early by sending a STOP or START condition on the bus, the specified register is not updated. Updating the DAC/ $V_{\rm COM}$ register is not the same as updating the DAC/ $V_{\rm COM}$ output voltage; see the *Output Latch* section.

The process of updating multiple DAC/V_{COM} registers begins the same as when updating a single register. However, instead of sending a STOP condition after writing the addressed register, the master continues to send data for the next register. The BUF22821 automatically and sequentially steps through subsequent registers as additional data are sent. The process continues until all desired registers have been updated or a STOP or START condition is sent.

To write to multiple DAC/V_{COM} registers:

- 1. Send a START condition on the bus.
- Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte.
- Send either the OUT1 pointer address byte to start at the first DAC, or send the pointer address byte for whichever DAC/V_{COM} is the first in the sequence of DACs/V_{COM}s to be updated. The BUF22821 begins with this DAC/V_{COM} and steps through subsequent DACs/V_{COM}s in sequential order.
- 4. Send the bytes of data; begin by sending the most significant byte (bits D15–D8, of which only bits D9 and D8 have meaning, and bits D15–D14 must not be 01), followed by the least significant byte (bits D7–D0). The first two bytes are for the DAC/V_{COM} addressed in the previous step. The DAC/V_{COM} register is automatically updated after receiving the second byte. The next two bytes are for the following DAC/V_{COM}. That DAC/V_{COM} register is updated after receiving the fourth byte. This process continues until the registers of all following DACs/V_{COM}s have been updated.
- 5. Send a STOP or START condition on the bus.

The BUF22821 acknowledges each byte. To terminate communication, send a STOP or START condition on the bus. Only DAC registers that have received both bytes of data are updated.



Reading: DAC/V_{COM}/OTHER Register (volatile memory)

Reading a register returns the data stored in that DAC/V_{COM}/OTHER register.

To read a single DAC/V_{COM}/OTHER register:

- 1. Send a START condition on the bus.
- 2. Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte.
- 3. Send the DAC/ $V_{COM}/OTHER$ pointer address byte. Set bit D7 = 0 and D6 = 0; bits D5–D0 are the DAC/ $V_{COM}/OTHER$ address. Only addresses 000000–010111, 111100, 111101, and 111111 are valid and are acknowledged.
- 4. Send a START or STOP/START condition.
- Send the correct device address and read/write bit = HIGH. The BUF22821 acknowledges this byte.
- Receive two bytes of data. They are for the specified register. The most significant byte (bits D15–D8) is received first; next is the least significant byte (bits D7–D0). In the case of DAC/V_{COM} channels, bits D15–D10 have no meaning.
- 7. Acknowledge after receiving the first byte.
- 8. Send a STOP or START condition on the bus or do not acknowledge the second byte to end the read transaction.

Communication may be terminated by sending a premature STOP or START condition on the bus, or by not acknowledging.

To read multiple registers:

- 1. Send a START condition on the bus.
- 2. Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte.
- Send either the OUT1 pointer address byte to start at the first DAC, or send the pointer address byte for whichever register is the first in the sequence of DACs/V_{COM}s to be read. The BUF22821 begins with this DAC/V_{COM} and steps through subsequent DACs/V_{COM}s in sequential order.
- 4. Send a START or STOP/START condition on the
- Send the correct device address and read/write bit = HIGH. The BUF22821 acknowledges this byte.
- Receive two bytes of data. They are for the specified DAC/V_{COM}. The first received byte is the most significant byte (bits D15–D8, only bits D9 and D8 have meaning), next is the least significant byte (bits D7–D0).

- 7. Acknowledge after receiving each byte of data.
- 8. When all desired DACs have been read, send a STOP or START condition on the bus.

Communication may be terminated by sending a premature STOP or START condition on the bus, or by not sending the acknowledge bit. The reading of registers DieID, DieRev, and MaxBank is not supported in this mode of operation (they must be read using the single register read method).

Write: Nonvolatile Memory for the DAC Register

The BUF22821 is able to write to the nonvolatile memory of a single DAC/ V_{COM} in a single communication transaction. In contrast to the BUF20820, writing to multiple nonvolatile memory words in a single transaction is not supported. Valid DAC/ V_{COM} pointer addresses begin with 000000 (which corresponds to OUT1) through 010111 (which corresponds to OUT22).

When programming the nonvolatile memory, the analog supply voltage must be between 9V and 20V. Write commands are performed by setting the read/write bit LOW.

To write to a single nonvolatile register:

- 1. Send a START condition on the bus.
- Send the device address and read/write bit = LOW. The BUF22821 acknowledges this byte. Only addresses 000000 to 010111 are valid and are acknowledged. See Table 5 for DAC/V_{COM} addresses.
- 3. Send a DAC/ V_{COM} pointer address byte. Set bit D7 = 0 and D6 = 0. Bits D5–D0 are the DAC/ V_{COM} address.
- 4. Send two bytes of data for the nonvolatile register of the specified DAC/V_{COM}. Begin by sending the most significant byte first (bits D15–D8, of which only bits D9 and D8 are data bits, and bits D15–D14 must be 01), followed by the least significant byte (bits D7–D0). The register is updated after receiving the second byte.
- 5. Send a STOP condition on the bus.

The BUF22821 acknowledges each data byte. If the master terminates communication early by sending a STOP or START condition on the bus, the specified nonvolatile register is not updated. Writing a nonvolatile register also updates the DAC/V_{COM} register and output voltage.



The DAC/ $V_{\rm COM}$ register and DAC/ $V_{\rm COM}$ output voltage are updated immediately, while the programming of the nonvolatile memory takes up to 250µs. Once a nonvolatile register write command has been issued, no communication with the BUF22821 should take place for at least 250µs. Writing or reading over the serial interface while the nonvolatile memory is being written jeopardizes the integrity of the data being stored.

Read: Nonvolatile Memory for the DAC Register

To read the data present in nonvolatile register for a particular DAC/V $_{\rm COM}$ channel, the master must first issue a general-acquire command, or a single-acquire command with the appropriate DAC/V $_{\rm COM}$ channel chosen. This action updates both the DAC/V $_{\rm COM}$ register(s) and DAC/V $_{\rm COM}$ output voltage(s). The master may then read from the appropriate DAC/V $_{\rm COM}$ register as described earlier.

Table 4. Other Register Pointer Addresses

REGISTER	POINTER ADDRESS
Die_Rev	111100
Die_ID	111101
MaxBank	111111

Table 5. DAC Register Pointer Addresses

REGISTER	POINTER ADDRESS
OUT1	000000
OUT2	000001
OUT3	000010
OUT4	000011
OUT5	000100
OUT6	000101
OUT7	000110
OUT8	000111
OUT9	001000
OUT10	001001
OUT11	001010
OUT12	001011
OUT13	001100
OUT14	001101
OUT15	001110
OUT16	001111
OUT17	010000
OUT18	010001
V _{COM} 1	010010
V _{COM} 2	010011
OUT19	010100
OUT20	010101
OUT21	010110
OUT22	010111






Figure 13. Write DAC Register Timing

Figure 14. Read Register Timing






Figure 15. Write Nonvolatile Register Timing

Figure 16. Acquire Operation Timing






Figure 17. General-Call Reset Timing

Figure 18. High-Speed Mode Timing



STATIC GAMMA CHANNELS

The BUF22821 offers two static gamma buffers. These two analog signal paths can be used to provide additional gamma channels. The STATOUTH pin is a buffered version of the STATINH pin. The STATOUTL pin is a buffered version of the STATINL pin. For typical output swing, see the Typical Characteristics.

END-USER SELECTED GAMMA CONTROL

Because the BUF22821 has two banks of nonvolatile memory, it is well-suited for providing two levels of gamma control by using the BKSEL pin, as shown in Figure 19. When the state of the BKSEL pin changes, the BUF22821 updates all 24 programmable buffer outputs simultaneously after 750µs (±80µs).

To update all 24 programmable output voltages simultaneously via hardware:

Toggle the BKSEL pin to switch between Gamma Curve 0 (stored in Bank0) and Gamma Curve 1 (stored in Bank1).

All DAC/V_{COM} registers and output voltages are updated simultaneously after approximately 750µs.




Figure 19. Gamma Control

DYNAMIC GAMMA CONTROL

Dynamic gamma control is a technique used to improve the picture quality in LCD television applications. This technique typically requires switching gamma curves between frames. Using the BKSEL pin to switch between two gamma curves will not likely lead to good results because of the 750µs it takes to transfer the data from the nonvolatile memory to the DAC register. However, dynamic gamma control can still be accomplished by storing two gamma curves in an external EEPROM and writing directly to the DAC register (volatile).

double register input structure programming time by allowing updated DAC values to be pre-stored into the first register bank. Storage of this data can occur while a picture is still being displayed. Because the data are only stored into the first register bank, the DAC/V_{COM} output values remain unchanged—the display is unaffected. At the beginning or the end of a picture frame, the DAC/V_{COM} outputs (and therefore, the gamma voltages) can be quickly updated by writing a '1' in bit 15 of any DAC/V_{COM} register. For details on the operation of the double register input structure, see the Updating the DAC Outputs section.

To update all 24 programmable output voltages simultaneously via software:

STEP 1: Write to registers 1–24 with bit 15 always '0'.

STEP 2: Write any DAC/ V_{COM} register a second time with identical data. Make sure that bit 15 is set to '1'. All DAC/ V_{COM} channels are updated simultaneously after receiving the last bit of data.



GENERAL POWERPAD DESIGN CONSIDERATIONS

The BUF22821 is available in a thermally-enhanced PowerPAD package. This package is constructed using a downset leadframe upon which the die is mounted, see Figure 20(a) and Figure 20(b). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package; see Figure 20(c). This thermal pad has direct thermal contact with the die; thus, excellent thermal performance is achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device. Soldering the PowerPAD to the printed circuit board (PCB) is always required, even with applications that have low power dissipation. This provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

The PowerPAD must be connected to the most negative supply voltage on the device, ${\sf GND}_{\sf A}$ and ${\sf GND}_{\sf D}$.

- 1. Prepare the PCB with a top-side etch pattern. There should be etching for the leads as well as etch for the thermal pad.
- 2. Place recommended holes in the area of the thermal pad. Ideal thermal land size and thermal via patterns for the HTSSOP-38 DCP package can be seen in the technical brief, PowerPAD Thermally-Enhanced Package (SLMA002), available for download at www.ti.com. These holes should be 13 mils in diameter. Keep them small, so that solder wicking through the holes is not a problem during reflow. An example thermal

- land pattern mechanical drawing is attached to the end of this data sheet.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the BUF22821 IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered; thus, wicking is not a problem.
- 4. Connect all holes to the internal plane that is at the same voltage potential as the GND pins.
- 5. When connecting these holes to the internal plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the BUF22821 PowerPAD package should make connection to the internal plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its twelve holes exposed. The bottom-side solder mask should cover the holes of the thermal pad area. This masking prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the BUF22821 IC is simply placed in position and run through the solder reflow operation as any standard surfacemount component. This preparation results in a properly installed part.






Figure 20. Views of Thermally-Enhanced DCP Package

For a given θ_{JA} (listed in the Electrical Characteristics table), the maximum power dissipation is shown in Figure 21, and is calculated by Equation 2:

$$P_{D} = \left(\frac{T_{MAX} - T_{A}}{\theta_{JA}}\right) \tag{2}$$

Where:

 P_D = maximum power dissipation (W)

 T_{MAX} = absolute maximum junction temperature (+125°C)

 T_A = free-ambient air temperature (°C)




Figure 21. Maximum Power Dissipation vs Free-Air Temperature (with PowerPAD soldered down)



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision C (May, 2009) to Revision D	Page
•	Corrected error in x-axis value for Figure 11	7
C	changes from Revision B (February, 2008) to Revision C	Page
•	Updated Figure 5 to reflect specified temperature range	6
•	Updated Figure 6 to reflect specified temperature range	6
•	Updated Figure 7 to reflect specified temperature range	7
•	Changed title of Figure 8	7
•	Changed title of Figure 9	7





19-Nov-2012

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
BUF22821AIDCPR	ACTIVE	HTSSOP	DCP	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DCP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

30 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protusions, mold flash not to exceed 0.15mm.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com. See the product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



THERMAL PAD MECHANICAL DATA




DCP (R-PDSO-G38)

THERMAL INFORMATION

This PowerPAD $^{\text{TM}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DCP (R-PDSO-G38) PowerPAD™



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>