

The HD6805V1 is the 8-bit Microcomputer Unit (MCU) which contains a CPU, on-chip clock, ROM, RAM, I/O and timer. It is designed for the user who needs an economical microcomputer with the proven capabilities of the HD6800-based instruction set.

The following are some of the hardware and software highlights of the MCU.


■ HARDWARE FEATURES


- 8-Bit Architecture
- 96 Bytes of RAM
- Memory Mapped I/O
- 3848 Bytes of User ROM
- Internal 8-Bit Timer with 7-Bit Prescaler
- Vectored Interrupts External and Timer
- 24 I/O Ports + 8 Input Port
- (8 Lines LED Compatible; 7 Voltage Comparator Inputs)
- On-Chip Clock Circuit
- Self-Check Mode -
- Master Reset
- Low Voltage Inhibit
- Complete Development System Support by Evaluation Kit
- 5 Vdc Single Supply

■ SOFTWARE FEATURES


- Similar to HD6800
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handing
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM and I/O
- Compatible Instruction Set with MC6805P2

■ BLOCK DIAGRAM





■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 ~ +7.0	V
Input Voltage (EXCEPT TIMER)		-0.3 ~ +7.0	V
Input Voltage (TIMER)	V _{in}	-0.3 ~ +1 2 .0	V
Operating Temperature	Toor	0 ~+70	°C
Storage Temperature	T _{stg}	- 55 ~ +150	°C

[•] With respect to V_{SS} (SYSTEM GND)

(NOTE) Permanent LSI demage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ ELECTRICAL CHARACTERISTICS

• DC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0~+70°C, unless otherwise noted.)

lte	m	Symbol	Test Condition	min	typ	max	Unit
	RES			4.0	-	Vcc	٧
Input "High" Voltage	INT			3.0	_	Vcc	٧
	All Other	VIH		2.0	-	Vcc	٧
Janua "High" Voltage Times	Timer Mode			2.0	-	Vcc	V
Input "High" Voltage Timer	Self-Check Mode			9.0	_	11.0	V
La con Mil acc M Markage	RES			-0.3		0.8	٧
	INT	V _I ∟		-0.3	-	0.8	V
Input "Low" Voltage	XTAL(Crystal Mode)			-0.3	_	0.6	٧
	All Other			-0.3	_	0.8	V
Power Dissipation		PD			400	700	mW
Low Voltage Recover		LVR			-	4.75	V
Low Voltage Inhibit		LVI		_	4.0	-	V
	TIMER			-20	-	20	μА
nput Leak Current	INT	ارر	V _{in} =0.4V~V _{CC}	-50	-	50	μΑ
	XTAL (Crystal Mode)	_		-1200	-	0	μΑ


● AC CHARACTERISTICS (V_{CC}=5.25V ± 0.5V, V_{SS}=GND, Ta=0 ~ +70°C, unless otherwise noted.)

	Item	Symbol	Test Condition	min	typ	max	Unit
Clock Frequency		f _{cl}		0.4	-	4.0	MH
Cycle Time		t _{cyc}		1.0	-	10	μs
Oscillation Frequency (E)	kternal Resister Mode)	f _{EXT}	R _{CP} =15.0kΩ±1%	2.7	<u> </u>	4.0	мн
INT Pulse Width		tiwL		t _{cyc} + 250	-	-	ns
RES Pulse Width		t _{RWL}		t _{cyc} + 250	-	-	ns
TIMER Pulse Width		t _{TWL}		t _{cyc} + 250	-	-	ns
Oscillation Start-up Time	(Crystal Mode)	tosc	C_L =22pF±20%, R_S =60 Ω max.	-	-	100	ms
Delay Time Reset		t _{RHL}	External Cap. = 2.2 μF	100	-	-	ms
Janua Canadianaa	EXTAL		V =0V	T -	25	35 -	pF
Input Capacitance	All Other	- C _{in}	V _{in} =0V	_	6	10	рF

Item		Symbol	Test Condition	min	typ	max	Unit
	Port A		$I_{OH} = -10 \mu\text{A}$	3.5	_	-	٧
	PORT A	1	$I_{OH} = -100 \mu A$	2.4	_	_	٧
Output "High" Voltage	Port B	V _{OH}	I _{OH} = -200 μA	2.4	_	_	
	PORT B		I _{OH} = -1 mA	1.5	_		٧
	Port C]	$I_{OH} = -100^{\circ} \mu A$	2.4	-	-	٧
	Port A and C		I _{OL} = 1.6 mA	_		0.4	>
Output "Low" Voltage	Port B	VOL	I _{OL} = 3.2 mA			0.4	٧
	PORT B		I _{OL} = 10 mA		_	1.0	٧
Input "High" Voltage	Port A, B, C,	VIH		2.0	_	Vcc	٧
Input "Low" Voltage	and D*	VIL		-0.3	_	0.8	٧
	D A		V _{in} = 0.8V	-500	-	_	μΑ
Input Leak Current	Port A	I _{IL}	V _{in} = 2V	-300	-	-	μА
	Port B, C, and D		V _{in} = 0.4V ~ V _{CC}	- 20	-	20	μА
Input "High" Voltage	Port D** (D ₀ ~ D ₆)	V _{IH}		_	V _{TH} +0.2	_	٧
Input "Low" Voltage	Port D** (D ₀ ~ D ₆)	VIL		_	V _{TH} -0.2	_	V
Threshold Voltage	Port D**(D ₇)	V _{TH}		0	_	0.8×V _{CC}	٧

^{*} Port D as digital input

^{**} Port D as analog input



(NOTE) 1. Load capacitance includes the floating capacitance of the probe and the jig etc.

2. All diodes are 1S2074® or equivalent.

Figure 1 Bus Timing Test Loads

SIGNAL DESCRIPTION

The input and output signals for the MCU shown in PIN ARRANGEMENT are described in the following paragraphs.

V_{CC} and V_{SS}

Power is supplied to the MCU using these two pins. V_{CC} is +5.25V ±0.5V. V_{SS} is the ground connection.

• IN

This pin provides the capability for applying an external interrupt to the MCU Refer to INTERRUPTS for additional information.

XTAL and EXTAL

These pins provide control input for the on-chip clock circuit. A crystal (AT cut, 4 MHz maximum) or a resistor can be connected to these pins to provide the internal oscillator with varying degrees of stability. Refer to INTERNAL OSCIL-

LATOR OPTIONS for recommendations about these inputs.

• TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to TIMER for additional information about the timer circuitry.

• RES

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to RESETS for additional information.

NUM

This pin is not for user application and should be connected to ground.

Input/Output Lines (A₀ ~ A₇, B₀ ~ B₇, C₀ ~ C₇)

These 24 lines are arranged into three 8-bit ports (A, B and C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to IN-PUTS/OUTPUTS for additional information.

Input Lines (D₀ ~ D₇)

These are 8-bit input lines, which has two functions. Firstly, these become TTL compatible inputs, by reading \$003 address. The other function of them is 7 Voltage comparators, by reading \$007 address. Please refer to INPUT PORT for more detail.

MEMORY

The MCU memory is configured as shown in Figure 2. During the processing of an interrupt, the contents of the MCU registers are pushed onto the stack in the order shown in Figure 3. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order four bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call will cause only the program counter (PCH, PCL) contents to be pushed onto the stack.




Figure 2 MCU Memory Configuration




Figure 4 Programming Model

REGISTERS

The MCU has five registers available to the programmer. They are shown in Figure 4 and are explained in the following paragraphs.

Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

Index Register (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit address that may be added to an offset value to create an effective address. The index register can also be used for limited calculations and data manipulations when using read/modify/write instructions. When not required by a code sequence being executed, the index register can be used as a temporary storage area.

Program Counter (PC)

The program counter is a 12-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 12-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is being pushed onto the stack and incremented as data is being pulled from the stack. The six most significant bits of the stack pointer are permanently set to 0000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 which allows the programmer to use up to 15 levels of subroutine calls.

Condition Code Register (CC)

The condition code register is a 5-bit register in which each bit is used to indicate or flag the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

Half Carry (H)

Used during arithmetic operations (ADD and ADC) to

indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

This bit is set to mask the timer and external interrupt (INT). If an interrupt occurs while this bit is set it is latched and will be processed as soon as the interrupt bit is reset.

Negative (N)

Used to indicate that the result of the last arithmetic, logical or data manipulation was negative (bit 7 in result equal to a logical one).

• Zero (Z)

Used to indicate that the result of the last arithmetic, logical or data manipulation was zero.

Carry/Borrow (C)

Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

TIMER

The MCU timer circuitry is shown in Figure 5. The 8-bit counter is loaded under program control and counts down toward zero as soon as the clock input is applied. When the timer reaches zero the timer interrupt request bit (bit 7) in the timer control register is set. The MCU responds to this interrupt by saving the present MCU state in the stack, fetching the timer interrupt vector from locations \$FF8 and \$FF9 and executing the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the time control register. The interrupt bit (1 bit) in the condition code register will also prevent a timer interrupt from being processed.

The clock input to the timer can be from an external source applied to the TIMER input pin or it can be the internal ϕ_2 signal. Note that when the ϕ_2 signal is used as the source it can be gated by an input applied to the TIMER input pin allowing the user to easily perform pulse-width measurements. The source of the clock input is one of the options that has to be specified before manufacture of the MCU. A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before being applied to




Figure 5 Timer Block Diagram

the counter. This prescaling option must also be specified before manufacturing begins. The timer continues to count past zero and its present count can be monitored at any time by monitoring the timer data register. This allows a program to determine the length of time since a timer interrupt has occured and not disturb the counting process.

The Timer Data Register is 8-bit Read/Write Register with address \$008 on Memory-Map. This Timer Data Register and the prescaler are initialize with all logical ones at Reset time.

The Timer Interrupt Request bit (bit 7 of Timer Control Register) is set to one by hardware when timer count reaches zero, and is cleared by program or by hardware reset. The bit 6 of Timer Control Register is writable by program. Both of those bits can be read by MPU.

■ SELF CHECK

The self check capability of the MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 6 and monitor the output of port C bit 3 for an oscillation of approximately three hertz.

RESETS

The MCU can be reset three ways: by initial powerup, by the external reset input (RES) and by an internal low voltage detect circuit, (mask option) see Figure 7. All the I/O port are initialized to Input mode (DDR's are cleared) during RESET.

Upon power up, a minimum of 100 milliseconds is needed before allowing the reset input to go "High".

This time allows the internal crystal oscillator to stabilize. Connecting a capacitor to the RES input as shown in Figure 8 will provide sufficient delay.




Figure 7 Power Up and RES Timing




Figure 8 Power Up Reset Delay Circuit

■ INTERNAL OSCILLATOR OPTIONS

The internal oscillator circuit has been designed to require a minimum of external components. The use of a crystal (AT cut, 4 MHz max) or a resistor is sufficient to drive the internal oscillator with varying degrees of stability. A manufacturing mask option is available to provide better matching between the external components and the internal oscillator. The different connection methods are shown in Figure 9. Crystal specifications are given in Figure 10. A resistor selection graph is given in Figure 11.




Figure 9 Internal Oscillator Options




Figure 10 Crystal Parameters




Figure 11 Typical Resistor Selection Graph





Figure 12 Interrupt Processing Flowchart



■ INTERRUPTS

The MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, and a software interrupt instruction (SWI). When any interrupt occurs, processing is suspended, the present MCU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. The interrupt service routines normally end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt. Table 1 provides a listing of the interrupts, their priority, and the vector address that contain the starting address of the appropriate interrupt routine.


A flowchart of the interrupt processing sequence is given in Fig. 12.

Table 1 Interrupt Priorities

Interrupt	Priority	Vector Address
RES	1	\$FFE and \$FFF
SWI	2	\$FFC and \$FFD
INT	3	\$FFA and \$FFB
TIMER	4	\$FF8 and \$FF9

■ INPUT/OUTPUT

There are 24 input/output pins. All pins are programmable as either inputs or outputs under software control of the data direction registers. When programmed as outputs, all I/O pins read latched output data regardless of the logic level at the output pin due to output loading (see Fig. 13). When port B is



Port A Programmed as output(s) driving CMOS and TTL Load directly.

programmed for outputs, it is capable of sinking 10 millamperes on each pin ($V_{\rm OL}$ = 1V max). All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. Figure 14 provides some examples of port connections.


INPUT

Port D is 8-bit input port, which has two functions. One of them is usual digital signal input port and the other is voltage compare type input port. In the former case, the input data can be read by MPU at \$003 address. In the latter case, D₇ (pin 17) is the input pin of V_{TH} (reference level), and the other seven input pins ($D_0 \sim D_6$) are analog level inputs, which are compared with V_{TH} (see Figure 15(a), (b)).


"1" or "0" signals appear at internal data bus, if the input levels are higher or lower respectively when \$007 address is read. This function is effective in such case that unusual logic level inputs are used. A capacitive touch panel interface and a diode isolated keyboard interface are the examples. Figure 15(c) shows the application of Port D to A/D converter, and Figure 15(d) shows 3 levels inputs.

BIT MANIPULATION


The MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction registers) with a single instruction (BSET, BCLR). Any bit in the page zero read only memory can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. This capability to work with any bit in RAM, ROM or I/O allows the user to have individual flags in RAM or to handle single I/O bits as control lines. The example in Figure 16 illustrates the usefulness of the bit manipulation and test



Port B Programmed as output(s) driving Darlington base directly.



Port B Programmed as output(s) driving LED(s) directly.





Port C Programmed as output(s) driving CMOS using external pull-up resistors. (d)

instructions. Assume that bit 0 of port A is connected to a zero crossing detector circuit and that bit 1 of port A is connected to the trigger of a TRIAC which power the controlled hardware.

This program, which uses only seven ROM locations, pro-

vides turn-on of the TRIAC within 14 microseconds of the zero crossing. The timer could also be incorporated to provide turn-on at some later time which would permit pulse-width modulation of the controlled power.





Input Voltage	(\$003)	(\$007			
0V ~ 0.8V	0	0			
2.0V ~ 3.3V	1	0			
3.7V ~ V _{CC}	1	1			

(d) Application to 3 levels input

Figure 15 Configuration and Application of Port D




Figure 16 Bit Manipulation Example

■ ADDRESSING MODES

The MCU has ten addressing modes available for use by the programmer. They are explained and illustrated briefly in the following paragraphs.

Immediate

Refer to Figure 17. The immediate addressing mode accesses constants which do not change during program execution. Such instructions are two bytes long. The effective address (EA) is the PC and the operand is fetched from the byte following the opcode.

Direct

Refer to Figure 18. In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in memory. All RAM space, I/O registers and 128 bytes of ROM are located in page zero to take advantage of this efficient memory addressing mode.

Extended

Refer to Figure 19. Extended addressing is used to reference any location in memory space. The EA is the contents of the two bytes following the opcode. Extended addressing instructions are three bytes long.

Relative

Refer to Figure 20. The relative addressing mode applies only to the branch instructions. In this mode the contents of the byte following the opcode is added to the program counter when the branch is taken. EA=(PC)+2+Rel. Rel is the contents of the location following the instruction opcode with bit 7 being the sign bit. If the branch is not taken Rel=0, when a branch takes place, the program goes to somewhere within the range of +129 bytes to -127 of the present instruction. These instructions are two bytes long.

• Indexed (No Offset)

Refer to Figure 21. This mode of addressing accesses the lowest 256 bytes of memory. These instructions are one byte long and their EA is the contents of the index register.

Indexed (8-bit Offset)

Refer to Figure 22. The EA is calculated by adding the contents of the byte following the opcode to the contents of the index register. In this mode, 511 low memory locations are accessable. These instructions occupy two bytes.

Indexed (16-bit Offset)

Refer to Figure 23. This addressing mode calculates the EA by adding the contents of the two bytes following the opcode to the index register. Thus, the entire memory space may be accessed. Instructions which use this addressing mode are three bytes long.

Bit Set/Clear

Refer to Figure 24. This mode of addressing applies to instructions which can set or clear any bit on page zero. The lower three bits in the opcode specify the bit to be set or cleared while the byte following the opcode specifies the address in page zero.

Bit Test and Branch

Refer to Figure 25. This mode of addressing applies to instructions which can test any bit in the first 256 locations (\$00-\$FF) and branch to any location relative to the PC. The byte to be tested is addressed by the byte following the opcode. The individual bit within that byte to be tested is addressed by the lower three bits of the opcode. The third byte is the relative address to be added to the program counter if the branch condition is met. These instructions are three bytes long. The value of the bit tested is written to the carry bit in the condition code register.

Implied

Refer to Figure 26. The implied mode of addressing has no EA. All the information necessary to execute an instruction is contained in the opcode. Direct operations on the accumulator and the index register are included in this mode of addressing. In addition, control instructions such as SWI, RTI belong to this group. All implied addressing instructions are one byte long.

INSTRUCTION SET

The MCU has a set of 59 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

Register/Memory Instructions

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 2.

Read/Modity/Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write instructions since it does not perform the write. Refer to Table 3.

Branch Instructions

The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 4.

• Bit Manipulation Instructions

These instructions are used on any bit in the first 256 bytes of the memory. One group either sets or clears. The other group performs the bit test and branch operations. Refer to Table 5.

Control Instructions

The control instructions control the MCU operations during program execution. Refer to Table 6.

Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 7.

Opcode Map

Table 8 is an opcode map for the instructions used on the MCU.




Figure 17 Immediate Addressing Example




Figure 18 Direct Addressing Example




Figure 19 Extended Addressing Example




Figure 20 Relative Addressing Example




Figure 21 Indexed (No Offset) Addressing Example




Figure 22 Indexed (8-Bit Offset) Addressing Example




Figure 23 Indexed (16-Bit Offset) Addressing Example




Figure 24 Bit Set/Clear Addressing Example




Figure 25 Bit Test and Branch Addressing Example




Figure 26 Implied Addressing Example

Table 2 Register/Memory Instructions

										Address	ing Mo	des							
Function	Mnemonic	lı	nmedia	te		Direct			Extende	d	1	Indexed No Offs	_		Indexe	-	1	Indexe	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycle
Load A from Memory	LDA	A6	2	2	86	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	-	_	-	B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7
Store X in Memory	STX	-	_	-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	88	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory end Carry to A	ADC	A9	2	2	89	2	4	C9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	BO	2	4	CO	3	5	FO	1	4	EO	2	5	D0	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	88	2	4	С8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	A1	2	2	B1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	A 3	2	2	B 3	2	4	сз	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	BIT	A 5	2	2	B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	-	_	-	ВС	2	3	СС	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	_	_	BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

Table 3 Read/Modify/Write Instructions

								Add	ressing (Modes			_			
Function	Mnemonic	In	nplied (/	A)	In	plied (X)		Direct			Indexe	_		Indexed Bit Off:	-
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles									
Increment	INC	4C	1	4	5C	_1	_4	3C	2	_6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	COM	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Arithmetic Shift Left	ASL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

Table 4 Branch Instructions

		Rela	tive Addressing I	Mode
nnch Never nnch IF Higher nnch IF Lower or Same nnch IF Carry Clear anch IF Higher or Same) nnch IF Carry Set anch IF Lower) nnch IF Not Equal nnch IF Equal nnch IF Half Carry Clear	Mnemonic	Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IF Higher	вні	22	2	4
Branch IF Lower or Same	BLS	23	2	4
Branch IF Carry Clear	BCC	24	2	4
(Branch IF Higher or Same)	(BHS)	24	2	4
Branch IF Carry Set	BCS	25	2	4
(Branch IF Lower)	(BLO)	25	2	4
Branch IF Not Equal	BNE	26	2	4
Branch IF Equal	BEQ	27	2	4
Branch IF Half Carry Clear	внсс	28	2	4
Branch IF Half Carry Set	BHCS	29	2	4
Branch IF Plus	BPL	2A	2	4
Branch IF Minus	BMI	2B	2	4
Branch IF Interrupt Mask Bit is Clear	BMC	2C	2	4
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IF Interrupt Line is Low	BIL	2E	2	4
Branch IF Interrupt Line is High	ВІН	2F	2	4
Branch to Subroutine	BSR	AD	2	8

Table 5 Bit Manipulation Instructions

Function		Addressing Modes									
	Mnemonic	8	it Set/Clear		Bit T	est and Bra	nch				
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles				
Branch IF Bit n is set	BRSET n (n=0 7)	-	_	_	2•n	3	10				
Branch IF Bit n is clear	BRCLR n (n=07)	_	_	_	01+2·n	3	10				
Set Bit n	BSET n (n=0 7)	10+2•n	2	7	_	_	_				
Clear bit n	BCLR n (n=0 7)	11+2·n	2	7	_	_	_				

Table 6 Control Instructions

			Implied	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

Table 7 Instruction Set

		-		Code											
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	,	N	z	c
ADC		×	x	x		×	×	×			Λ	•	٨	٨	1
ADD		×	×	×		x	×	×			Λ	•	Λ	Λ	I
AND		×	×	×		×	×	×			•	•	٨	٨	•
ASL	×		x	L		×	×				•	•	٨	Λ	I_{\prime}
ASŖ	×		×			×	×				•	•	٨	Λ	7
ВСС					×						•	•	•	•	•
BCLR				_					×		•	•	•	•	•
BCS					×						•	•		•	T
BEQ					×						•	•	•	•	•
ВНСС			1		×						•	•	•	•	•
BHCS					×						•	•	•	•	•
ВНІ					×	-					•	•	•	•	•
BHS					×						•	•	•	•	•
ВІН					×						•	•	•	•	•
BIL					x						•	•	•	•	•
BIT		×	×	×		×	×	×			•	•	_	1	
BLO				 	×		<u> </u>				•	•	•	•	
BLS	 		 	 -	×						•	•	•	•	
			-								-	-	-	-	+-
BMC_	-		 		X				-		•	•	•	•	•
BMI	 		 		×					<u> </u>	•	•	•	•	•
BMS			ļ		×						•	•	•	•	1
BNE			-		×						•	•	•	•	1
BPL	ļ				×						•	•	•	•	4
BRA		-			×						•	•	•	•	1
BRN					×				 -		•	•	•	•	4
BRCLR										×	•	•	•	•	1
BRSET										×	•	•	•	•	1
BSET									×		•	•	•	•	1
BSR					×						•	•	•	•	4
CLC	×										•	•	•	•	\c
CLI	×										•	0	•	•	•
CLR	×		×			×	×				•	•	0	1	•
CMP		×	×	×		×	×	х			•	•	٨	Λ	7
COM	×		×			×	×				•	•	٨	Λ	1
CPX		×	×	×		×	×	×			•	•	٨	_	1
DEC	×		×			×	×				•	•	٨	٨	•
EOR		×	×	×		×	x	×			•	•	$\overline{\Lambda}$	^	1
INC	×		×			×	×				•	•	^	٨	•
JMP			×	×		×	x	x			•	•		•	1
JSR			×	×		x	×	- x			•	•	•	•	1
LDA			×	×		×	×				•	•	^		
LDX			×	×		×	x	×			•	•	^	$\frac{1}{\lambda}$	

- Condition Code Symbols:

 H Half Carry (From Bit 3)
 I Interrupt Mask
 N Negative (Sign Bit)
 Z Zero

- Carry Borrow Test and Set if True, Cleared Otherwise Not Affected

(to be continued)

Table 7 Instruction Set

		Condition Code													
Mnemonic	Implied	Imme- diate	Direct	Ex- tended	Re- lative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	I	,	N	z	С
LSL	×		×			x	×				•	•	_	Λ	Λ
LSR	×		×			×	×				•	•	0	۸	Λ
NEG	×		×			×	×				•	•	٨	^	Λ
NOP	×										•	•	•	•	•
ORA		×	×	×		×	×	×			•	•	Λ	٨	•
ROL	×		×			×	×	-			•	•	٨	٨	Λ
ROR	×		×			×	×				•	•	٨	٨	Λ
RSP	×										•	•	•	•	•
RTI	x										?	?	?	?	?
RTS	×										•	•	•	•	•
SBC		×	×	×		×	×	×			•	•	Λ	٨	٨
SEC	×										•	•	•	•	1
SEI	×										•	1	•	•	•
STA			×	×		×	×	×			•	•	Λ	٨	•
STX			×	×		×	×	×			•	•	$\overline{\Lambda}$	^	•
SUB		×	×	×		×	x	×			•	•	Λ	٨	_
SWI	×										•	1	•	•	•
TAX	×										•	•	•	•	•
TST	×		×			×	×				•	•	_	٨	•
TXA	×			1							•	•	•	•	•

Condition Code Symbols:

H Half Carry (From Bit 3)
I Interrupt Mask
N Negative (Sign Bit)
Z Zero

Carry/Borrow Test and Set if True, Cleared Otherwise Not Affected Load CC Register From Stack

Table 8 Opcode Map

	Die Manie vierien						V-14-				1	7								
	Bit Mani			t Manipulation Bra		Branch Read/Modify/Write						trol	Register/Memory							
	Test & Branch	Set/ Clear	Rei	DIR	A	×	,X1	,χο	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,Χ0				
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	4-	HIGH		
_ 0	BRSET0	BSET0	BRA			NEG			RTI*	=			0	•						
_ 1	BRCLRO	BCLRO	BRN			_			RTS*	_		CMP								
_2	BRSET1	BSET1	ВНІ			_			-	_		SBC 2								
3	BRCLR1	BCLR1	BLS			СОМ			swi*	_		CPX						L		
4	BRSET2	BSET2	ВСС			LSR			_	_				AND	4	0				
_5	BRCLR2	BCLR2	BCS			_			_			BIT					5	W		
_6	BRSET3	BSET3	BNE			ROR						LDA								
7	BRCLR3	BCLR3	BEQ			ASR				TAX		STA(+1)								
_8	BRSET4	BSET4	внсс			LSL/A	SL			CLC	<u> </u>	EOR								
9	BRCLR4	BCLR4	BHCS			ROL			_	SEC	İ		9	_						
A	BRSET5	BSET5	BPL			DEC			_	CLI			A	_						
В	BRCLR5	BCLR5	ВМІ							SEI		ADD								
_ <u>C</u>	BRSET6	BSET6	вмс			INC			<u> </u>	RSP		JMP(-1) C								
_D	BRCLR6	BCLR6	BMS			TST				NOP	BSR*	JSR(-3) D						_		
_E	BRSET7	BSET7	BIL							_		LDX								
F	BRCLR7	BCLR7	він			CLR			_	TXA				STX(+	1)		F			
	3/10	2/7	2/4	2/6	1/4	1/4	2/7	1/6	1/*	1/2	2/2	2/4	3/5	3/6	2/5	1/4	\int			

(NOTE) 1. Undefined opcodes are marked with "-".
2. The number at the bottom of each column denote the number of bytes and the number of cycles required (Bytes/Cycles).

Mnemonics followed by a "+" require a different number of cycles as follows:

RTI 9

RTS 6

SWI 11

BSR 8

3. () indicate that the number in parenthesis must be added to the cycle count for that instruction.