### Features

- Contactless Power Supply and Communication Interface
- Up to 10 kbaud Data Rate (R/O)
- Power Management for Contactless and Battery Power Supply
- Frequency Range 100 kHz to 150 kHz
- 32 x 16-bit EEPROM
- Two-wire Serial Interface
- Shift Register Supported Bi-phase and Manchester Modulator Stage
- Reset I/O Line
- Field Clock Extractor
- Field and Gap Detection Output for Wake-up and Data Reception
- Field Modulator with Energy-saving Damping Stage


### **Applications**

- Main Areas
  - Access Control
  - Telemetry
  - Wireless Sensors
- Examples:
  - Wireless Passive Access and Active Alarm Control for Protection of Valuables
  - Contactless Position Sensors for Alignments of Machines
  - Contactless Status Verification and/or Data Readout from Sensors

# Description

The U3280M is a transponder interface for use in contactless ID systems, remote control systems, tag and sensor applications. It supplies the microcontroller with power from an RF field via an LC-resonant circuit and it enables contactless bi-directional data communication via this RF field. It includes power management that handles switching between the magnetic field and a battery power supply. To store permanent data like an identifier code and configuration data, the U3280M includes a 512-bit EEPROM with a serial interface.

# Block Diagram





Transponder Interface for Microcontroller

# U3280M

Rev. 4688A-RFID-03/03





# **Pin Configuration**

### Figure 1. Pinning

VBatt 🗆	1	16	Coil 2
	2	15	Coil 1
SCL 🗆	3	14	
NRST 🗆	4	13	
SDA 🗆	5	12	
VSS 🗆	6	11	
NC 🗆	7	10	
FC 🗆	8	9	

# **Pin Description**

Pin	Symbol	Function
1	VBatt	Power supply voltage input to connect a battery
2	VDD	Power supply voltage for the microcontroller and EEPROM. At this pin a buffer capacitor (0.5 to 10 $\mu$ F) must be connected to buffer the voltage during field supply and to block the VDD of the microcontroller
3	SCL	Serial clock line
4	NRST	Reset line bi-directional
5	SDA	Serial data line
6	VSS	Circuit ground
7	NC	Not connected
8	FC	Field clock output of the front-end clock extractor
9	MOD	Modulation input
10	NGAP	Gap and field detect output
11	NC	Not connected
12	NC	Not connected
13	NC	Not connected
14	NC	Not connected
15	Coil 1	Coil input 1. Use pin to connect a resonant circuitry for communication and field supply
16	Coil 2	Coil input 2. Use pin to connect a resonant circuitry for communication and field supply

### **Functional Description**

### **Transponder Interface**

The U3280M is a transponder interface IC that can operate microcontrollers using wireless technology and battery-independently. Wireless data communication and the power supply are handled via an electromagnetic field and the coil antenna of the transponder interface. The U3280M consists of a rectifier stage for the antenna, power management to handle field and battery power supplies, a damping modulator and a field-gap detection stage for contactless data communication. Furthermore, a field clock extraction and an EEPROM are on-chip.

The internal rectifier stage rectifies the AC from the LC-resonant circuit at the coil inputs and supplies the U3280M device and an additional microcontroller device with power. It is also possible to supply the device via the  $V_{Batt}$  input with DC from a battery. The power management handles switching between battery supply ( $V_{Batt}$  pin) and field supply automatically. It switches to field supply if a field is applied at the coil and it switches back to battery if the field is removed. The voltage from the coil or the  $V_{Batt}$  pin is output at the  $V_{DD}$  pin to supply the microcontroller or any other suited device. At the  $V_{DD}$  pin a capacitor must be connected to smooth and buffer the supply voltage. This capacitor is also necessary to buffer the supply voltage during communication (damping and gaps in the field).

For communication, the chip contains a damping stage and a gap-detect circuitry. By means of the damping stage the coil voltage can be modulated to transmit data via the field. It can be controlled with the modulator input (MOD pin) via the microcontroller. The gap-detection circuitry detects gaps in the field and outputs the gap/field signal at the gap-detect output (Pin NGAP).

To store data like keycodes, identifiers and configuration bits, a 512-bit EEPROM is available on-chip. It can be read and written by the microcontroller via a two-wire serial interface.

The serial interface, the EEPROM and the microcontroller are supplied with the voltage at the  $V_{DD}$  pin. That means the microcontroller can read and write the EEPROM if the supply voltage at  $V_{DD}$  is in the operating range of the IC.

The U3280M has built-in operating modes to support a wide range of applications. These modes can be activated via the serial interface with special mode control bytes.

To support applications with battery supply only, power management can be switched off by software to disable the automatic switching to field supply.

An on-chip Bi-phase and Manchester modulator can be activated and controlled by the serial interface. If this modulator is used, it modulates the serial data stream at the serial inputs SDA and SCL into a Bi-phase or Manchester-coded signal for the damping stage.

### Modulation

The transponder interface can modulate the magnetic field by its damping stage to transmit data to a base station. It modulates the coil voltage by varying the coil's load. The modulator can be controlled via the MOD pin. A high level ("1") increases the current into the coil and damps the coil voltage. A low level ("0") decreases the current and increases the coil voltage. The modulator generates a voltage stroke of about 2  $V_{pp}$  at the coil. A high level at the MOD pin makes the maximum of the field energy available at  $V_{DD}$ . During resetmode, a high level at the MOD pin causes optimum conditions for starting the device and charging the capacitor at  $V_{DD}$  after the field has been applied at the coil.





	R


Digital Input to Control the Damping Stage (MOD)	$\begin{split} \text{MOD} &= 0: \text{ coil not damped} \\ \text{V}_{\text{coil-peak}} &= \text{V}_{\text{DD}} \times \sqrt{2} + \text{V}_{\text{CMS}} = \text{V}_{\text{CU}} \\ \text{MOD} &= 1: \text{ coil damped} \\ \text{V}_{\text{coil-peak}} &= \text{V}_{\text{DD}} \times \sqrt{2} = \text{V}_{\text{CD}} \\ \text{V}_{\text{CMS}} &= \text{V}_{\text{CID}}: \text{ modulation voltage stroke at coil inputs} \\ \text{Note:}  \text{If the automatic power management is disabled, the internal front-end V}_{\text{DD}} \text{ is limited at } \\ \text{V}_{\text{DDC}}. \text{ In this case the value V}_{\text{DDC}} \text{ must be used in the above formula.} \end{split}$
Field Clock	The field clock extractor of the interface makes the field clock available for the microcon- troller. It can be used to supply timer inputs to synchronize modulation and demodulation with the field clock.
Gap Detect	The transponder interface can also receive data. The base station modulates the data with short gaps in the field. The gap-detection circuit detects these gaps in the magnetic field and outputs the NGAP/field signal at the NGAP pin. A high level indicates that a field is applied at the coil and a low level indicates a gap or that the field is off. The microcontroller must demodulate the incoming data stream at one of its inputs.

## **U3280M Signals and Timing**









Digital Output of the	NGAP = 0: gap detected/r	no field	$V_{COIL_{peak}} = V_{FDoff}$
Gap-detection Stage	NGAP = 1: field detected		V <sub>COIL-peak</sub> = V <sub>FDon</sub>
(NGAP)	Note: No amplifier is use rectified and smootl		ction stage. A digital Schmitt trigger evaluates the
Wake-up Signal	woken up with the wake- must be connected to an output indicates an applie troller via an interrupt. The to field supply. The field-d	up signal at the interrupt input of ed field and can e wake-up signa etection stage of ting wake-up si	sponder interface, the microcontroller can be NGAP pin. For that purpose, the NGAP pin the microcontroller. A high level at the NGAP be used as wake-up signal for the microcon- l is generated if power management switches the power management has lowpass charac- ignals and unnecessary switching between ences at the coil inputs.
Power Supply	mally, the IC is supplied b	y a battery at the	that handles two power supply sources. Nor- e V <sub>Batt</sub> pin. If a magnetic field is applied at the I detection circuit switches automatically from
	to buffer the power while and the connected control	the field is mod ller always opera	by to smooth the voltage from the rectifier and ulated by gaps and damping. The EEPROM ate with the voltage at the $V_{DD}$ pin. Transform the field is used if a high level is applied at
Automatic Power Management	There are different conditi field to the battery.	ons that cause a	switch from the battery to field and back from
	the coil inputs becomes hi	gher than the fie 0 < V <sub>Batt</sub> < 1.8 V)	attery to field if the rectified voltage ( $V_{coil}$ ) from Id-on-detection voltage ( $V_{FDon}$ ), even if no bat- . It switches back to battery if the coil voltage voltage ( $V_{FDoff}$ ).
	press noise. An applied f	ield needs a tim . If the field is re	nagement has lowpass characteristics to sup- le delay t <sub>BFS</sub> (battery-to-field switch delay) to moved from the coil, the power management d to the microcontroller.
	Figure 4. Switch Condition	ons for Power Ma	anagement
		V <sub>Coil</sub> > V <sub>FD</sub>	ion for t > t <sub>BFS</sub>
	R	atten	

- Battery supply (V<sub>Batt</sub>) V<sub>Coil</sub> < V<sub>FDon</sub> for t > t<sub>BFS</sub>
- Note: The rectified supply voltage from the coil is limited to  $V_{DDC}$  (2.9 V). During field supply, the battery is switched off and  $V_{DD}$  changes to  $V_{DDC}$ .



MEI
R

### Controlling Power Management via the Serial Interface

The automatic mode of the power management can be switched off and on by a command from the microcontroller. If the automatic mode is switched off, the IC is always supplied by the battery up to the next power-on reset or to a switch on command. The power management's on and off command must be transferred via the serial interface.

If the power managment is switched off and the device is supplied from the battery, it can communicate via the field without loading the field. This mode can be used to realize applications with battery supply if the field is to weak to supply the IC with power.

**Buffer Capacitor C**<sub>B</sub> The buffer capacitor connected at V<sub>DD</sub> is used to buffer the supply voltage for the microcontroller and the EEPROM during field supply. It smoothes the rectified AC from the coil and buffers the supply voltage during modulation and gaps in the field. The size of this capacitor depends on the application. It must be of a dimension so that during modulation and gaps the ripple on the supply voltage is in the range of 100 mV to 300 mV. During gaps and damping the capacitor is used to supply the device, that means the size of the capacitor depends on the length of the gaps and damping cycles.

Table 1. E	Example for a	350 µA	Supply Current,	200 mV	Ripple at	V <sub>D</sub>
------------	---------------	--------	-----------------	--------	-----------	----------------

No Field Supply During	Necessary C <sub>B</sub>				
250 µs	470 nF				
500 μs	1000 nF				


**Serial Interface** The transponder interface has a serial interface to the microcontroller for read and write access to the EEPROM. In a special mode, the serial interface can also be used to control the Bi-phase/Manchester modulator or the power management of the U3280M.

The serial interface of the U3280M device must be controlled by a master device (normally the microcontroller) which generates the serial clock and controls the access via the SCL and SDA line. SCL is used to clock the data in and out of the device. SDA is a bi-directional line and used to transfer data into and out of the device. The following protocol is used for the data transfers.

### **Serial Protocol**

- Data states on the SDA line change only when SCL is low.
- Changes in the SDA line while SCL is high will be interpreted as a START or STOP condition.
- A STOP condition is defined as a high-to-low transition on the SDA line while the SCL line is high.
- Each data transfer must be initialized with a START condition and terminated with a STOP condition. The START condition awakens the device from standby mode, and the STOP condition causes returns the device to return to standby mode.
- A receiving device generates an acknowledge (A) after the reception of each byte. For that purpose the master device must generate an extra clock pulse. If the reception was successful, the receiving master or slave device pulls down the SDA line during that clock cycle. If an acknowledge has not been detected (N) by the interface in transmit mode, it will terminate further data transmissions and switch to receive mode. A master device must finish its read operation by a not acknowledge and then issue a STOP condition to switch the device to a known state.

Figure 5. Serial Protocol



### **Control Byte Format**

		EEP	ROM add	lress	Mode bi	control ts	Read/ NWrite		
START	A4	A3	A2	A1	A0	C1	C0	R/NW	Ackn

The control byte follows the START condition and consists of the 5-bit row address, 2 mode control bits and the read/not-write bit.

### **Data Transfer Sequence**

START	Control byte	Ackn	Data byte	Ackn	Data byte	Ackn	STOP
-------	--------------	------	-----------	------	-----------	------	------

- Before the START condition and after the stop condition, the device is in standby mode and the SDA line is switched to an input with the pull-up resistor.
- The START condition follows a control byte that determines the following operation. Bit 0 of the control byte is used to control the following transfer direction. A "0" defines the write access and the "1" a read access.

### EEPROM

The EEPROM has a size of 512 bits and is organized as a  $32 \times 16$ -bit matrix. To read and write data to and from the EEPROM, the serial interface must be used. The interface supports one and two-byte write access and one to n-byte read access to the EEPROM.

**EEPROM Operating Modes** The operating modes of the EEPROM are defined by the control byte. The control byte contains the row address, the mode control bits and the read/not-write bit that is used to control the direction of the following transfer. A "0" defines the write access and the "1" a read access. The five address bits select one of the 32 rows of EEPROM memory to be accessed. For complete access the complete 16-bit word of the selected row is loaded into a buffer. The buffer must be read or overwritten via the serial interface. The two mode control bits C1 and C2 define in which order the access to the buffer is performed: High byte – low byte or low byte – high byte. The EEPROM also supports auto-increment and auto-decrement read operations. After sending the START address with the corresponding mode, consecutive memory cells can be read row by row without transmission of the row addresses.

Two special control bytes allow the initialization of the complete EEPROM with "0" or with "1".





Write Operations	The EEPROM allows for 8-bit and 16-bit write operations. A write access starts with the START condition followed by writing a write control byte and one or two data bytes from the master. It is completed with the STOP condition from the master after the acknowledge cycle. When the EEPROM receives the control byte, it loads the addressed memory cell into a									
	16-bit rea EEPROM data byte. the conte	ad/write but I programm During the	ffer. The fo ing cycle is programmi puffer is wr	bllowing da s started b ing cycle, t	ata bytes o y a STOP he address	overwrite th condition a ed EEPRO	ne buffer. Ifter the firs M cells are	ry cell into a The internal st or second cleared and plete erase-		
Acknowledge Polling	If the EEPROM is busy with an internal write cycle, all inputs are disabled and the EEPROM will not acknowledge until the write cycle is finished. This can be used to determine when the write cycle is complete. The master must perform acknowledge polling by sending a START condition followed by the control byte. If the device is still busy with the write cycle, it will not return an acknowledge and the master has to generate a STOP condition or perform further acknowlege polling sequencies.									
	-	•			an acknow	ledge and t	he master	can proceed		
	with the n	ext read or	write cycle.							
Write One Data Byte										
,	OTADT	Control h		Data buta 1						
	START	Control b	oyte A	Data byte 1	A STC	P				
Write Two Data Bytes										
	START	Control b	vte A	Data byte 1	A Data	byte 2 A	STOP			
	SIANI	Control D	yle A	Dala Dyle T	A Daia	byte Z A	310F			
Write Control Byte Only										
, , , , , , , , , , , , , , , , , , ,	START	Control b	vte A S	TOP						
	$A \rightarrow ackr$									
		lowledge								
Write Control Bytes										
-	Write Le	u Duto Eirot								
		w Byte First								
	MSB					01	00	LSB		
	A4	A3	A2	A1	A0	C1	C0	R/NW		
			Row addres	S		0	1	0		
	Byte Ord	l <b>er</b> B(R)	HE	3(R)	7					
		5(11)		2(11)						
	Write Hid	gh Byte First								
	MSB	jii byte i lis						LSB		
		42	A2	Δ1	40	C1	C0	1		
	A4	A3		A1	A0			R/NW		
			Row addres	5		1	0	0		
	Byte Ord	l <b>er</b> B(R)		8(R)	٦					
		byte; LB: low								
	nib. nigh		, byte, n. 10v							

#### **Read Operations**

The EEPROM allows byte-, word- and current address read operations. The read operations are initiated in the same way as write operations. Each read access is initiated by sending the START condition followed by the control byte which contains the address and the read mode. When the device has received a read command, it returns an acknowledge, loads the addressed word into the read\write buffer and sends the selected data byte to the master. The master has to acknowledge the received byte to proceed with the read operation. If two bytes are read out from the buffer, the device automatically increments or decrements the word address and loads the buffer with the next word. The read mode bit determines if the low or high byte is read first from the buffer and if the word address is incremented or decremented for the next read access. When the memory address limit has been reached, the data word address will "roll over" and the sequential read will continue. The master can terminate the read operation after every byte by not responding with an acknowledge (N) and by issuing a STOP condition.

#### Read One Data Byte

START Control byte A Data byte 1 N STOP

#### Read Two Data Bytes

START Control byte A Data byte 1 A Data byte 2 N STOP

Read n Data Bytes

	START	Control byte	А	Data byte 1	А	Data byte 2	А		Data byte n	Ν	STOP
A $\rightarrow$ acknowledge, N $\rightarrow$ no acknowledge											

#### Read Control Bytes

#### **Read Low Byte First, Address Increment**

MSB							LSB
A4	A3	A2	A1	A0	C1	C0	R/NW
	Ro	ow addre	SS		0	1	1

#### Byte Order

LB(R)	HB(R)	LB(R+1)	HB(R+1)		LB(R+n)	HB(R+n)
-------	-------	---------	---------	--	---------	---------

#### **Read High Byte First, Address Decrement**

MSB							LSB
A4	A3	A2	A1	A0	C1	C0	R/NW
	Ro	ow addre	SS		1	0	1

#### **Byte Order**

HB(R)	LB(R)	HB(R-1)	LB(R-1)	 HB(R-n)	LB(R-n)
HB: high b	oyte; LB: low	/ byte; R: ro	w address		





# Initilization after a Reset Condition

The EEPROM with the serial interface has a reset circuitry on-chip. In systems with microcontrollers that have their own reset circuitry for power-on reset, watchdog reset or brown-out reset, it may be necessary to bring the U3280M into a known state independent of the internal reset. This is performed by reading one byte without acknowledging and then generating a STOP condition.

Special Modes

Table 2. Control Byte Description

Control Byte	Description
1100x111b	Bi-phase modulation
1101x111b	Manchester modulation
11xx0111b	Switch power managment off $\rightarrow$ disables switching from battery to field supply
11xx1111b	Switch power managment on $\rightarrow$ enables automatical switching between battery and field supply
xxxxx110b	Reserved

#### Data Transfer Sequence for Bi-phase and Manchester Modulation

	•	-					
START	Control byte	Ackn	Bit 1	Bit 2	Bit 3	 Bit n	STOP

By using special control bytes, the serial interface can control the modulator stage or the power management. The EEPROM access and the serial interface are disabled in these modes until the next STOP condition. If no START or STOP condition are generated, the SCL and SDA line can be used for the modulator stage. SCL is used for the modulator clock and SDA is used for the data. In that mode, the same conditions for clock and data changing, like in normal mode, are valid. The SCL and SDA line can be used for continuous bit transfers, an acknowledge cycle after 8 bits must not be generated.

- Note: After a reset of the microcontroller it is not assured that the transponder interface has been reset too. It could still be in a receive or transmit cycle. To switch the device's serial interface to a known state, the miccrocontroller should read one byte from the device without acknowledge and then generate a STOP condition.
- Power-on Reset, NRSTThe U3280M transponder front end starts working with the applied field. For the digital<br/>circuits like the EEPROM serial interface and registers there is a reset circuitry. A reset<br/>is generated by a power-on condition at V<sub>DD</sub>, by switching back from field to battery sup-<br/>ply and if a low signal is applied at the NRST-pin.

The NRST-pin is a bi-directional pin and can also be used as a reset output to generate a reset for the microcontroller if the circuit switches over from field to battery supply. This sets the microcontroller in a well defined state after the uncertain power supply condition during switching.

Antenna

For the transponder interface a coil must be used as an antenna. Air and ferrite cored coils can be used. For operation without use of the battery the working distance resp. the minimum coupling factor of an application depends on the power consumption and on the size of the antennas of the IC and the base station. With a power consumption of 150  $\mu$ A a minimum magnetic coupling factor below 0.5% is within reach. For applications with a higher power consumption the coupling factor must be increased.

The Q-factor of the antenna coil should be in a range between 30 to 80 for read only application and below 40 for bi-directional read-write applications.

The antenna coil must be connected with a capacitor as a parallel LC resonant circuit to the Coil 1 and Coil 2 pins of the IC. The resonance frequency  $f_0$  of the antenna circuit should be in the range of 100 kHz to 150 kHz.

The correct LC combination can be calculated with the following formula:

$$L_{A} = \frac{1}{C_{A} \times (2 \times \pi \times f_{0})^{2}}$$

Figure 6. Antenna Circuit Connection

$$\underbrace{ \begin{matrix} \bullet \\ L_A \end{matrix} = \begin{matrix} \bullet \\ C_A \end{matrix} } C_A \end{matrix} Coil 1$$

**Example**: Antenna frequency:  $f_0 = 125$  kHz, capacitor:  $C_A = 2.2$  nF

 $L_{A} = \frac{1}{2.2 \text{ nF} \times (2 \times \pi \times 125 \text{ kHz})^{2}} = 737 \,\mu\text{H}$ 

### **Absolute Maximum Ratings**

Voltages are given relative to V<sub>SS</sub>

Parameter	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub> , V <sub>Batt</sub>	0 V to +7.0 V with reverse protection	V
Maximum current out of V <sub>SS</sub> pin	I <sub>SS</sub>	15	mA
Maximum current into V <sub>Batt</sub> pin	I <sub>Batt</sub>	15	mA
Input voltage (on any pin)	V <sub>IN</sub>	$V_{SS} \text{ -0.6} \leq V_{IN} \leq V_{DD} \text{ +0.6}$	V
Input/output clamp current ( $V_{SS} > Vi/Vo > V_{DD}$ )	I <sub>IK</sub> /I <sub>OK</sub>	±15	mA
Min. ESD protection (100 pF through 1.5 k $\Omega$ )		±2	kV
Operating-temperature range	<b>T</b> <sub>amb</sub>	-40 to +85	°C
Storage-temperature range	T <sub>STG</sub>	-40 to +125	°C
Soldering temperature (t $\leq$ 10 s)	T <sub>SD</sub>	260	°C

Note: Stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any condition above those indicated in the operational section of these specification is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability. All inputs and outputs are protected against high electrostatic voltages or electric fields. However, precautions to minimize built-up of electrostatic charges during handling are recommended. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g., V<sub>DD</sub>).

### **Thermal Resistance**

Parameter	Symbol	Value	Unit
Junction ambient	R <sub>thJA</sub>	180	K/W



	(R

# **DC Characteristics**

Supply voltage  $V_{DD}$  = 1.8 V to 6.5 V,  $V_{SS}$  = 0 V,  $T_{amb}$  = -40°C to 85°C unless otherwise specified

Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
Power Supply			1	1	1	ll.	
Operating voltage at V <sub>Batt</sub>			V <sub>Batt</sub>	2.0		6.5	V
Operating voltage at V <sub>DD</sub> during battery supply			V <sub>DDB</sub>		V <sub>Batt</sub> - V <sub>SD</sub>		V
V <sub>DD</sub> -limiter voltage during coil supply			V <sub>DDC</sub>	2.6	2.9	3.2	V
Operating current during field supply	V <sub>DD</sub> > 2.0 V		I <sub>Fi</sub>		40	80	μA
Sleep current			I <sub>SI</sub>			0.4	μA
EEPROM							
Operating current during erase/write cycle	V <sub>DD</sub> = 2.0 V V <sub>DD</sub> = 6.5 V		l <sub>wr</sub> I <sub>wr</sub>		400	500 1200	μΑ μΑ
Operating current during read cycle	$V_{DD} = 2.0 V$ $V_{DD} = 6.5 V$ Peak current during 1/4 of read cycle		l <sub>Rdp</sub> I <sub>Rdp</sub>			300 350	μΑ μΑ
Power Management							L
Field-on detection voltage	V <sub>DD</sub> > 1.8 V		V <sub>FDon</sub>	2.3	2.5	2.9	V
Field-off detection voltage	V <sub>DD</sub> > 1.8 V		V <sub>FDoff</sub>		0.8		V
Voltage drop at power-supply switch	$I_{S} = 0.5 \text{ mA},$ $V_{Batt} = 2 \text{ V}$		V <sub>SD</sub>			150	mV
Coil Inputs: Coil 1 and Coil 2							
Coil input current			I <sub>CI</sub>			20	mA
Input capacitance			C <sub>IN</sub>	30			pF
Coil voltage stroke during modulation	$V_{CU} > 5V$ $I_{coil} = 3 \text{ to } 20 \text{ mA}$		V <sub>CMS</sub>	1.8	2.3	4.0	V
Pin MOD							
Input LOW voltage			V <sub>IL</sub>	V <sub>IH</sub>		$0.2 \times V_{DD}$	V
Input LOW voltage			V <sub>IH</sub>	$0.8 \times V_{DD}$		V <sub>DD</sub>	V
Input leakage current			I <sub>lleakage</sub>		10		nA
Pin NGAP/FC							
Output LOW current	$\begin{array}{l} V_{DD} = 2.0 \ V \\ V_{OL} = 0.2 \times V_{DD} \end{array} \end{array} \label{eq:VDD}$		I <sub>OL</sub>	0.08	0.2	0.3	mA
Output HIGH current	$\begin{array}{l} V_{DD} = 2.0 \ V \\ V_{OH} = 0.8 \times V_{DD} \end{array}$		I <sub>ОН</sub>	-0.06	-0.15	-0.25	mA

# **DC Characteristics (Continued)**

Supply voltage V<sub>DD</sub> = 1.8 V to 6.5 V, V<sub>SS</sub> = 0 V,  $T_{amb}$  = -40°C to 85°C unless otherwise specified

Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
Serial Interface I/O Pins Serial Interface III Pins Serial III Pins Serial Interface III Pins Serial III Pins Pins Serial III Pins Pins Pins Pins Pins S	CL and SDA						
Input LOW voltage			V <sub>IL</sub>	V <sub>IH</sub>		$0.3 \times V_{DD}$	V
Input HIGH voltage			V <sub>IH</sub>	$0.7 \times V_{DD}$		V <sub>DD</sub>	V
Input leakage current			I <sub>lleakage</sub>		10		nA
Output LOW current	$V_{DD} = 2.0 V$ $V_{OL} = 0.2 V_{DD}$ $V_{DD} = 6.0 V$		I <sub>OL</sub>	0.7 2.8	0.9 3.5	1.1 4.2	mA mA
Output HIGH current	$V_{DD} = 2.0 V$ $V_{OH} = 0.8 V_{DD}$ $V_{DD} = 6.0 V$		I <sub>ОН</sub>	-0.5 -1.8	-0.6 -2.2	-0.7 -2.6	mA mA

## **AC Characteristics**

Supply voltage V<sub>DD</sub> = 1.8 V to 6.5 V, V<sub>SS</sub> = 0 V,  $T_{amb}$  = -40°C to 85°C unless otherwise specified

Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
Serial Interface Timing			L	1			
SCL clock frequency			f <sub>SCL</sub>	0		100	kHz
Clock low time			t <sub>LOW</sub>	4.7			μs
Clock high time			t <sub>HIGH</sub>	4.0			μs
SDA and SCL rise time			t <sub>R</sub>			1000	ns
SDA and SCL fall time			t <sub>F</sub>			300	ns
START condition setup time			t <sub>SUSTA</sub>	4.7			μs
START condition hold time			t <sub>HDSTA</sub>	4.0			μs
Data input setup time			t <sub>SUDAT</sub>	250			ns
Data input hold time			t <sub>HDDAT</sub>	0			ns
STOP condition setup time			t <sub>susto</sub>	4.7			μs
Bus free time			t <sub>BUF</sub>	4.7			μs
Input filter time			t <sub>l</sub>			100	ns
Data output hold time			t <sub>DH</sub>	300		1000	ns
Coil Inputs		I					
Coil frequency			f <sub>COIL</sub>	100	125	150	kHz
Gap Detection		I					
Delay field off to GAP = 0	V <sub>coilGap</sub> < 0.7 V <sub>DC</sub>		T <sub>FGAP0</sub>	10		50	μs
Delay field on to GAP = 1	V <sub>coilGap</sub> > 3 V <sub>DC</sub>		T <sub>FGAP1</sub>	1		50	μs
Power Management		ŀ	1	1	1		
Battery to field switch delay			t <sub>BFS</sub>			1000	μs
Field to battery switch delay	$V_{Batt} = 6.5 V$		t <sub>FBS</sub>	5	10	30	ms





# AC Characteristics (Continued)

Supply voltage V<sub>DD</sub> = 1.8 V to 6.5 V, V<sub>SS</sub> = 0 V,  $T_{amb}$  = -40°C to 85°C unless otherwise specified

Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit
EEPROM							
Endurance	Erase/write cycles		E <sub>D</sub>	500000			Cycles
Data erase/write cycle time	For 16-bit access		t <sub>DEW</sub>		9	12	ms
Data retention time	T <sub>amb</sub> = 25°C		t <sub>DR</sub>	10			years
Power up to read operation			t <sub>PUR</sub>			0.2	ms
Power up to write operation			t <sub>PUw</sub>			0.2	ms
Reset						1	1
Power-on reset	V <sub>DDrise</sub> = 0 to 2 V		t <sub>rise</sub>			10	ms
NRST	VII < 0.2 V <sub>DD</sub>		t <sub>res</sub>	1			μs









Figure 8. Typical Reset Delay After Switching  $\rm V_{\rm DD}$  On














# **Ordering Information**

Extended Type Number	Package	Remarks	
U3280M-MFB	SSO16	Tube	
U3280M-MFBG3	SSO16	Taped and reeled	

### **Package Information**









technical drawings according to DIN specifications

Drawing refers to following types: SSO16 Package acc. JEDEC MO 137 AB

Drawing-No.: 6.543-5060.01-4 Issue: 2; 05.02.99

16 **U3280M** 



### **Atmel Headquarters**

*Corporate Headquarters* 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

#### **Microcontrollers**

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France

TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

#### *Biometrics/Imaging/Hi-Rel MPU/*

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

#### © Atmel Corporation 2003.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel<sup>®</sup> is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.

