

MOS INTEGRATED CIRCUIT $\mu PD78P148$

8 BIT SINGLE-CHIP MICROCOMPUTER

The μ PD78P148 is produced by replacing the mask ROM in the μ PD78146 and the μ PD78148 with PROM. The μ PD78146 and the μ PD78148 were produced by substantially making the functions of the μ PD78138 that is well received as a VCR servo control microcomputer powerful.

There are two types of built-in PROM: one-time PROM in which data can be written once, and EPROM to which programs can be re-written after previously written programs have been erased.

One-time PROM products are suited for system evaluation in development, manufacture of small quantities of multiple products, and early stage start-up of applications.

An external memory expansion function is not provided.

The following user's manual describes the details of functions. Be sure to read it before design.

μPD78148 User's Manual: IEU-1319

FEATURES

- Pin compatible with the μ PD78146 or the μ PD78148
- Bulk program memory (PROM): 32768 x 8 bits
- 100-pin plastic QFP
 0.65 mm pitch, 14 x 20 mm excluding the dimensions of the pins
- · Operational amplifiers: 2
- Serial interface: 2 channels
- 8-bit resolution A/D converter: 15 channels

- High-speed multiplier (hardware)
- Dual clock configuration
- Real-time output ports: 18
- More powerful super timer unit
- More powerful PWM output function (6 outputs in total)
- · Hardware for receiving a remote controller signal
- PROM programming characteristics: Compatible with the μPD27C256A

APPLICATIONS

The μPD78P148 applies to system control or servo control of VCRs of normal type and camcoder type.

ORDERING INFORMATION

Part number	Package	Built-in ROM
μPD78P148GF-3BA	100-pin plastic QFP (14 × 20 mm)	One-time PROM
μPD78P148K	100-pin ceramic WQFN (14 × 20 mm)	EPROM

In this manual, the description of the PROM is for both a one-time PROM and EPROM.

The information in this document is subject to change without notice.

Document No. U10220EJ4V0DS00 (4th edition)

(Previous No. IC-2766)

Date Published September 1995 P

Printed in Japan

Major changes in this revision are indicated by stars (\star) in the margins.




FUNCTIONAL OVERVIEW

Item	Function			
Number of basic instructions	64			
Minimum instruction execution time	0.33 μs (at 12 MHz)			
Internal memory	Program memory : 32768 × 8 bits (PROM) Data memory : 816 × 8 bits			
General register	8 bits × 8 × 4 banks (memory mapping)			
Instruction set	 16-bit addition, subtraction, comparison Signed multiplication (signed 16 bits × unsigned 8 bits) Unsigned multiplication/division (16 bits × 8 bits, 16 bits + 8 bits) Bit manipulation (transfer, Boolean operation, set, reset, test) 			
I/O line	76 in total Input port : 24 (10 ports can also be used as A/D converter input or analog pins for operational amplifiers.) Output port : 12 I/O port : 40			
Super timer unit	 Timer : 16 bits × 3 8 bits × 3 Counter : 22-bit free running counter (FRC) × 1			
Multiplier	Signed 16 bits × signed 16 bits. Operation time: 2.67 μs (at 12 MHz)			
Real-time output port	 Timer-connected port output function 18 built-in ports in total The timer for an output trigger can be selected. 			
Serial interface	built-in channels SIO0: Either NEC format serial bus interface (SBI) or 3-wire serial interface can be selected. SIO1: Only a 3-wire serial interface is specified. The automatic data send/receive function is provided. (Send/receive buffer: 48 bytes)			
A/D converter	8-bit resolution × 15 inputs (7 inputs can also be used as input ports.)			
Analog circuit	2 operational amplifiers (Each amplifier can be used separately.)			
Interrupt	 Interrupt source: 25 (5 external and 20 internal) One of the two service modes can be selected (vector interrupt/macro service) 			
Clock	Dual clock configuration (Either a main system clock or subsystem clock can be selected.) Can perform counting in the standby mode.			
Standby	STOP/HALT mode			
Pull-up resistor	48, built-in (The use of built-in pull-up resistors can be specified by software.)			

PIN CONFIGURATION (TOP VIEW)


(1) Normal operation mode



Remark Connect VPP to Vss in the normal operation mode.


P00 - P07	: Port 0	STRB1	: Serial data transfer strobe 1
P10 - P17	: Port 1	CTLDLY	: Control delay input
P21 - P27	: Port 2	ANIO - ANI14	: Analog input 0 - 14
P30 - P37	: Port 3	AMPINO-, AMP	IN1-
P40 - P47	: Port 4		: Analog amplifier 0, 1 input (-)
P50 - P57	: Port 5	AMPINO+, AMP	IN1+
P60 - P67	: Port 6		: Analog amplifier 0, 1 input (+)
P70 - P76	: Port 7	AMPOUTO, AMI	POUT1
P80 - P87	: Port 8		: Analog amplifier 0, 1 output
P90 - P95	: Port 9	NMI	: Nonmaskable interrupt
PWM0 - PWM	5 : Pulse width modulation output 0 - 5	INTPO - INTP2	: Interrupt from peripherals 0 - 2
CTI00, CTI10,	CTI11	CLO	: Clock output
	: Capture trigger input 00, 10, 11	BUZ	: Buzzer clock
CLR0, CLR1	: Timer clear input 0, 1	AVREF	: Analog reference voltage
PTO00 - PTO	02, PTO10, PTO11	AVDD	: Analog power supply
	: Programmable timer output	AVss	: Analog ground
	00 - 02, 10, 11	X1, X2	: Crystal 1, 2 (Main system clock)
SI0, SI1	: Serial input 0, 1	XT1, XT2	: Crystal 1, 2 (Subsystem clock)
SO0, SO1	: Serial output 0, 1	RESET	: Reset
SB0	: Serial bus 0	V DD	: Power supply
SCKO, SCK1	: Serial clock 0, 1	Vss	: Ground

(2) PROM programming mode



Cautions 1. (L): Connect these pins separately to the Vss pins through pull-down resistors.

2. Vss: To be connected to the ground.



Remark The portion enclosed by a dashed line applies only in the PROM programming mode.

CONTENTS

1.	PIN FUNCTIONS	8
	1.1 PORT PINS	8
	1.2 NON-PORT PINS (IN THE NORMAL OPERATION MODE)	10
	1.3 NON-PORT PINS (PROM PROGRAMMING MODE)	11
2.	DIFFERENCES BETWEEN THE μ PD78P148 AND μ PD78146/ μ PD78148	12
3.	PROM PROGRAMMING	13
	3.1 PROM PROGRAMMING OPERATING MODE	13
	3.2 CONNECTION OF UNUSED PINS IN THE PROM PROGRAMMING MODE	14
	3.3 PROCEDURE FOR WRITING ON PROM	
	3.4 PROCEDURE FOR READING FROM PROM	
4.	ERASURE CHARACTERISTICS ONLY FOR THE µPD78P148K	18
5.	PROTECTIVE FILM COVERING THE ERASURE WINDOW ONLY	
	FOR THE μPD78P148K	18
6.	ELECTRICAL SPECIFICATIONS	19
7.	PACKAGE DRAWING	36
8.	RECOMMENDED SOLDERING CONDITIONS	40
ΑP	PPENDIX A DIFFERENCES BETWEEN μPD78P148 AND RELATED PRODUCTS (μPD78146, μPD78148, AND μPD78138)	41
ΑP	PPENDIX B DEVELOPMENT TOOLS	42



1. PIN FUNCTIONS

1.1 PORT PINS (1/2)

Pin name	1/0	Dual-function pin	Function	
P00 - P07	0	(A0 - A7)	Port 0 (P0): Can be specified to output or high impedance in units of bits. Also function as an 8 bits × 1 or 4 bits × 2 real-time output port.	
P10 - P17	I/O	-	Port 1 (P1): Can be specified to input or output bit by bit. Can directly drive LED. The use of built-in pull-up resistors can be specified by software (P10 - P17). Can be specified as a real-time output port bit by bit.	
P21	ı	INTPO (A9)	Port 2 (P2):	
P22		INTP1	The use of built-in pull-up resistors can be specified by software	
P23		INTP2	(P22 - P27).	
P24		CTi10]	
P25		CTI00]	
P26		CTI11]	
P27		CLR1	<u> </u>	
P30	1/0	PTO00	Port 3 (P3):	
P31		PTO01	P30 - P33: I/O port (Can be specified to input or output bit b	
P32		PTO02	bit.)	
P33		PTO11	P34, P35 : Input port	
P34	I	CLR0	P36, P37 : I/O port (Can be specified to input or output bit by	
P35		SIO	bit.) The use of built-in pull-up resistors can be specified by software	
P36	1/0	SO0/SB0	(P30 - P37).	
P37		SCKO		
P40 - P47	1/0	(D0 - D7)	 Port 4 (P4): Can be specified to input or output in units of 8 bits. Can directly drive LED. The use of built-in pull-up resistors can be specified by software (P40 - P47). 	
P50	1/0	(A8)	Port 5 (P5):	
P51	1	_	Can be specified to input or output bit by bit.	
P52 - P56]	(A10 - A14)	 Can directly drive LED. The use of built-in pull-up resistors can be specified by software. 	
P57]	_	(P50 - P57).	

Remark Pins in parentheses indicate the pins used in the PROM programming mode.

PORT PINS (2/2)

Pin name	1/0	Dual-function pin	Function
P60	0	CLO	Port 6 (P6):
P61		BUZ	P60 - P63: Output port
P62		STRB1	P64 - P67: I/O port (Can be specified to input or output bit by bit.)
P63	<u> </u>	_	The use of built-in pull-up resistors can be specified by software
P64	1/0	(OE)	(P64 - P67).
P65		(CE)	
P66, P67		_	
P70	i	ANI8	Port 7 (P7)
P71		ANI9	
P72]	ANI10	
P73		ANI11	
P74		AMPOUT0/ANI12	
P75		AMPINO-/ANI13	
P76		AMPIN0+/ANI14	
P80	1/0	-	Port 8 (P8):
P81			P80 - P85: I/O port (Can be specified to input or output bit by
P82	}	PWM2	bit.) P86, P87 : Input port
P83]	РШМЗ	The use of built-in pull-up resistors can be specified by software
P84		PWM4	(P80 - P85). • P80 and P81 can be specified as a real-time output port bit by bit.
P85		PWM5	P80 and P81 can be specified as a real-time output port bit by bit.
P86	I	XT1]
P87		CTLDLY]
P90	I	AMPIN1+	Port 9 (P9)
P91		AMPIN1-	
P92		AMPOUT1	
P93]	SCK1	
P94		SO1]
P95		SI1]

Remark Pins in parentheses indicate the pins used in the PROM programming mode.



1.2 NON-PORT PINS (IN THE NORMAL OPERATION MODE) (1/2)

Pin name	1/0	Dual-function pin	Function	
PWM0, PWM1	0	-	Super timer unit PWM output	
PWM2 - PWM5	0	P82 - P 85	Super timer unit PWM output	
CLR0	Ţ	I P34 Super timer unit input	Super timer unit input	
CTI00		P25		
CLR1		P27		
CTI10		P24		
CTI11		P26		
PTO00	0	P30	Super timer unit output	
PTO01		P31		
PTO02		P32		
PTO10		_		
PTO11	0	P33	Super timer unit output Can output the drive waveform corresponding to VISS/VASS	
			postwriting.	
SIO	1	P35	Serial data input 0	
SO0	I/O	P36/SB0	Serial data output 0 (3-wire serial I/O mode)	
SB0	1/0	P36/SO0	Serial data input/output 0 (SBI mode)	
SCKO	1/0	P37	Serial clock input/output 0	
SI1	1	P95	Serial data input 1	
\$ 01	0	P94	Serial data output 1	
SCK1	1/0	P93	Serial clock input/output 1	
STRB1	0	P62	Strobe output during automatic SIO1 data transfer	
NMI	1	_	Non-maskable interrupt request input	
INTPO	1	P21 (A9)	External interrupt request input	
INTP1		P22		
INTP2		P23		
CTLDLY	-	P87	External time constant circuit connection: The external time constant circuit of CR is connected to this pin when PTO11 is used as VISS/VASS postwriting.	
CLO	0	P60	Clock output	
ANIO - ANI7	Analog	1	Analog signal input to A/D converter	
ANI8 - ANI11	input	P70 - P73		
ANI12		P74/AMPOUT0		
ANI13		P75/AMPIN0-		
ANI14		P76/AMPIN0+		

Remark Pins in parentheses indicate the pins used in the PROM programming mode.



NON-PORT PINS (IN THE NORMAL OPERATION MODE) (2/2)

Pin name	I/O	Dual-function pin	Function	
AMPINO-	Analog	P75/ANI13	Inverted input to operational amplifier 0	
AMPIN0+	input	P76/ANI14	Uninverted input to operational amplifier 0	
AMPOUT0	0	P74/ANI12	Operational amplifier 0 output	
AMPIN1	Analog	P91	Inverted input to operational amplifier 1	
AMPIN1+	input	P90	Uninverted input to operational amplifier 1	
AMPOUT1	0	P92	Operational amplifier 1 output	
RESET	I	_	Reset input	
BUZ	0	P61	Buzzer output	
AVoo		-	Main power supply of an analog circuit	
AVss	-	_	Ground potential of an analog circuit	
AVREF	-		Reference voltage input to A/D converter	
X1	1	-	Crystal connection for main system clock oscillation.	
X2	-			
XT1	ı	P86	Crystal connection for subsystem clock oscillation.	
XT2	-	-	Crystal connection for clock oscillation	
VDD	-	_	Main power supply of a digital circuit	
Vss		-	Ground potential of a digital circuit	
(VPP)	_	_	Connect to Vss.	

Remark Pins in parentheses indicate the pins used in the PROM programming mode.

1.3 NON-PORT PINS (PROM PROGRAMMING MODE)

Pin name	1/0	Dual-function pin	Function
A0 - A7	ı	P00 - P07	Address input
A8		P50	
A9		P21/INTP0	
A10 - A14		P52 - P56	
D0 - D7	1/0	P40 - P47	Data I/O
CE	I	P65	Program pulse input
ŌĒ	t	P64	Output enable input
VPP		-	High-voltage application for writing or verifying a program
Voo		_	Power supply
Vss		_	GND potential




2. DIFFERENCES BETWEEN THE μ PD78P148 AND μ PD78146/ μ PD78148

The μ PD78P148 is produced by replacing the mask ROM in the μ PD78146 and μ PD78148 with PROM. Table 2-1 shows the differences between these products.

Table 2-1 Differences between μ PD78P148 and μ PD78146/ μ PD78148

ltem	μPD78P148	μPD78146	μPD78148
Program memory	• PROM • 32768 bytes	Mask ROM 24576 bytes	Mask ROM32768 bytes
Internal memory size change register (IMS)	Provided (Fig. 2-1 shows the format of IMS.)	Not provided	
Pin connection	In the μPD78P148, the function	ons to read/write the PROM	M are added to the pins.

Flg. 2-1 Format of the Internal Memory Size Change Register (IMS)



3. PROM PROGRAMMING

The program memory in the μ PD78P148 is an electrically writable PROM of 32768 × 8 bits. When programming this PROM, use the VPP and RESET pins to set the μ PD78P148 to the PROM programming mode. Table 3-1 lists the pins to be used in this mode.

The μ PD78P148 provides programming characteristics compatibility with the μ PD27C256A.

Pin **Function** RESET Low level pulse input to set the μ PD78P148 to the PROM programming VPP PROM programming voltage input A0 - A14 Address input D0 - D7 Data input (when writing), data output (when verifying or reading) ÇE Chip enable input OE Output enable input V_{DD} Power supply input

Table 3-1 Pin Functions in PROM Programming Mode

3.1 PROM PROGRAMMING OPERATING MODE

Vss

When +6 V is applied to the V_{DD} pin and when +12.5 V is applied to the V_{PP} pin, the μ PD78P148 enters the program write/verify mode. This mode varies to each operating mode shown in Table 3-2 according to how to set the \overline{CE} and \overline{OE} pins.

Setting the μ PD78P148 to the read mode enables it to read the contents of PROM.

GND potential

Pin CE RESET ŌE V_{PP} Voo D0 - D7 Mode Program write L L +12.5 V +6 V Data Input н Н Program verify Data output Program inhibit Н н High impedance Read L +5 V Data output L +5 V Output disable L н High Impedance Standby н L/H High impedance

Table 3-2 Operating Modes for Programming on PROM

Caution Do not set both CE and OE to L when VPP is set to +12.5 V and VDD to +6 V.

3.2 CONNECTION OF UNUSED PINS IN THE PROM PROGRAMMING MODE

Table 3-3 lists the connections of the pins not to be used in the PROM programming mode.

Table 3-3 Connection of Unused Pins in the PROM Programming Mode

	· · · · · · · · · · · · · · · · · · ·
Pin	Recommended connection of unused plns
X1	Connected to Vss via pull-down resistor
X2	Connected to Voo via pull-up resistor
XT1/P86	Connected to Vss via pull-down resistor
XT2	Connected to VDD via pull-up resistor
P00 - P07	Each pin is connected to Vss via pull-down
P10 - P17	resistor.
P22 - P27	
P30 - P33	
P34 - P37	
P51, P57	
P60 - P63	
P66, P67	
P70 - P76	
P80 - P85	
P87	
P90, P91	
P92 - P95	
AVDD	
AVREF	
ANIO - ANI7	
AVss	
PTO10	
PWM0, PWM1	



3.3 PROCEDURE FOR WRITING ON PROM

The following is a procedure for writing on PROM. Data can be written at high speed.

- (1) Always set the RESET pin to low. Handle other unused pins as shown in Table 3-3.
- (2) Apply +6 V to the VDD pin and +12.5 V to the VPP pin.
- (3) Set an initial address.
- (4) Input write data.
- (5) Input a 1 ms program pulse (active low) to the CE pin.
- (6) Verify mode: If data are written, go to step (8); if not, repeats steps (4) to (6). If no data are written yet after they are repeated 25 times, go to step (7).
- (7) Assume the device to be defective and stop write operation.
- (8) Input write data and a program pulse of (number of times steps (4) to (6) were repeated: $X \times 3$ ms (additional writing).
- (9) Increment the address.
- (10) Repeat steps (4) to (9) until the address exceeds the last address.

Fig. 3-1 is a timing chart of these steps (2) to (8).


Repeats X times. Write Verify Additional A0-A14 Address input Hi-Z Hi-Z Data D0-D7 Data input Data input output +12.5 V VPP Vod +6 V V_{DD} Vod Œ ŌΕ

Fig. 3-1 PROM Write/Verify Timing Chart

Cautions 1. Vod must be applied before VPP, and must be cut after VPP.

2. Vpp including overshoot must not exceed +13 V.

Fig. 3-2 Flowchart of Procedure for Writing




3.4 PROCEDURE FOR READING FROM PROM

The contents of PROM can be read out to the external data bus (D0 to D7) in the following steps:

- (1) Always set the RESET pin to low. Handle other unused pins as shown in Table 3-3.
- (2) Apply +5 V to the VDD and VPP pins.
- (3) Input the address of data to be read into the A0 to A14 pins.
- (4) Read mode
- (5) Output the data on the D0 to D7 pins.

Fig. 3-3 is a timing chart of these steps (2) to (5).

Fig. 3-3 PROM Read Timing Chart



4. ERASURE CHARACTERISTICS ONLY FOR THE μ PD78P148K

The programmed data of the μ PD78P148K can be erased by exposure to light with a wavelength less than approx. 400 nm (all of the EPROM data are set to FFH).

To erase the contents of program memory in the μ PD78P148K, expose the erasure window to ultraviolet light with the wavelength of 254 nm. The amount of light required to completely erase the contents of program memory is a minimum of 15 Wes/cm² (intensity of ultraviolet light × erasing time). It takes about 15 to 20 minutes to expose the erasure window to a 12000 μ W/cm² ultraviolet lamp. It may, however, take more time due to the fallen performance of this ultraviolet lamp, dirt on the package window, or suchlike. Note that the μ PD78P148K should be placed less than 2.5 cm from the ultraviolet lamp during erasure. In addition, if a filter is attached to the ultraviolet lamp, remove the filter before erasure.

5. PROTECTIVE FILM COVERING THE ERASURE WINDOW ONLY FOR THE μ PD78P148K

The erasure window should be covered with a protective film when not erasing the contents of EPROM. This is to prevent the contents of memory from being erased erroneously by exposure to light other than the EPROM-contents erasing lamp. This is also to prevent any malfunction of the internal circuits other than the EPROM due to the light.

6. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	VDD	I VDD AVDD I ≤ 0.5 V	-0.5 to +7.0	V
	AVDD		-0.5 to +7.0	V
	AVREF	VDD ≥ AVDD	-0.5 to AVpo + 0.3	V
		VDD < AVDD	-0.5 to V _{DD} + 0.3	V
	AVss		-0.5 to + 0.5	V
Input voltage	Vı		-0.5 to Vop + 0.5	V
Analog input voltage	VIAN	V _{DD} ≥ AV _{DD}	-0.5 to AVDD + 0.5	V
		VDO < AVDD	-0.5 to V _{DD} + 0.5	V
Output voltage	Vo		-0.5 to V _{DD} + 0.5	V
Low-level output current	lou	1 pin	15	mA
	_	Total of all output pins	100	mA
High-level output current	Юн	1 pin	-10	mA
		Total of all output pins	-50	mA
Operating ambient temperature	Ta		-10 to +70	.c
Storage temperature	Tstg		-65 to +150	.c

Caution if even one of the above parameters exceeds the absolute maximum rating (even momentarily), the product may deteriorate. It is also possible that the absolute maximum rating may physically damage the product. So be sure not to exceed the absolute maximum ratings when using the products.

OPERATING CONDITIONS

Clock frequency	Operating amblent temperature (Ta)	Supply voltage (VDD)
4 MHz ≤ fxx ≤ 12 MHz	-10 to +70 °C	+4.5 V to +5.5 V
32 kHz ≤ fxt ≤ 35 kHz		+2.0 V to +5.5 V (only for clock operation)

CAPACITANCE (TA = 25 °C, VDD = Vss = 0 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	Ci	fc = 1 MHz 0 V on pins other than measured			20	ρF
Output capacitance	Co		-		20	pF
I/O capacitance	Cio	pins			20	pF

* OSCILLATOR CHARACTERISTICS (MAIN CLOCK)

 $(T_A = -10 \text{ to } +70 \text{ °C}, V_{DD} = AV_{DD} = 5.0 \text{ V } \pm 10 \text{ %, V}_{SS} = AV_{SS} = 0 \text{ V})$

Recommended circuit	Parameter	Min.	Max.	Unit
	Oscillation frequency (fix)	4	12	MHz
X1 X2 Vss			:	
///				
	X1 X2 Vss ——————————————————————————————————	Oscillation frequency (fix)	Oscillation frequency (fix) 4 X1	Oscillation frequency (fix) 4 12

* OSCILLATOR CHARACTERISTICS (SUBCLOCK)

 $(T_A = -10 \text{ to } +70 \text{ °C}, V_{DD} = AV_{DD} = 2.0 \text{ to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V})$

Resonator	Recommended circuit	Parameter	Min.	Max.	Unit
Crystal resonator	XT1 XT2 Vss	Oscillation frequency (fxr)	32	35	kHz

- Caution When the main system clock oscillator or the subsystem clock oscillator is used, conform to the following guidelines when wiring at the portions of surrounded by dotted lines in the figures above to eliminate the influence of the wiring capacity.
 - · The wiring must be as short as possible.
 - Other signal lines must not run in these areas, and any line carrying a high fluctuating current must be kept away as far as possible.
 - The grounding point of the capacitor of the oscillator must have the same potential as that
 of Vss. It must not be grounded to ground patterns carrying a large current.
 - No signal must be taken from the oscillator.

When the subsystem clock is used, pay special attention to its wiring since the subsystem clock oscillator has low amplification to minimize current consumption.

DC CHARACTERISTICS (TA = -10 to +70 °C, VDD = AVDO = 5.0 V \pm 10 %, Vss = AVss = 0 V)

Parameter	Symbol	(Conditions	Min.	Тур.	Max.	Unit
Low-level input voltage	VıL			0		0.8	٧
High-level input voltage	ViH1	Pins other than	those shown in Note 1	2.2		VDD	V
	V _{IH2}	Pins shown in N	lote 1 Note 2	0.8Vpp		Voo	V
Low-level output voltage	V _{OL1}	lo _L = 2.0 mA				0.45	٧
	Vola	loL = 8.0 mA	Note 3			1.00	٧
High-level output voltage	Vон	loн = -1.0 mA		V _{DD} – 1.0			V
	V _{OH2}	Іон = −100 <i>μ</i> A	 -	V ₀₀ – 0.5			٧
	Vона	Іон = -5.0 mA	Note 4	2.0	_		V
Input leakage current	lu	0 V ≤ Vı ≤ Vpp				±10	μA
Output leakage current	lτο	0 V ≤ Vo ≤ Voo	<u></u>			±10	μА
AV _{REF} current	Alref				0.2	1.0	mA
V _{DD} supply current	lpp1	Operating mode	e, fxx = 12 MHz		30	50	mA
	loda	HALT mode, fxx = 12 MHz			7	30	mA
Data retention voltage	VDDDR	STOP mode		2.0			٧
Data retention current Note 5 Note 6	loos	STOP mode VDDDR = 5.5 V	When the subclock operates		15	70	μА
			When the subclock does not operate		0.5	40	μА
		STOP mode VDDDR = 3.0 V	When the subclock operates		3.0	14.0	μА
			When the subclock does not operate		0.3	8.0	μА
		STOP mode VDDDA = 2.0 V	When the subclock operates		1.5	9.0	μΑ
			When the subclock does not operate		0.2	6.0	μА
Pull-up resistor	R∟	Vi = 0 V		15	30	80	kΩ

- Notes 1. Pins X1, X2, RESET, NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/CTI10, P25/CTI00, P26/CTI11, P27/CLR1, P34/CLR0, P35/SI0, P36/SO0/SB0, P37/SCK0, P93/SCK1, P95/SI1, and MODE
 - 2. When using the XT1/P86 pin for input, disconnect the clock noise eliminator and feedback resistor.
 - 3. Pins P10 P17, P40 P47, P50 P57
 - 4. Pins P00 P07
 - 5. Current through the AVREF pin is excluded.
 - 6. When the subclock is not operating in the STOP mode, disconnect the feedback resistor and clock noise eliminator, and connect the XT1 pin to VDD.

DC CHARACTERISTICS (TA = +25 °C, Vss = AVss = 0 V)

Parameter		Symbol Conditions		Min.	Туре	Max.	Unit	
Data retention current	Note1 Note2	IDD3	STOP mode VDDDR = 5.5 V	When the subclock operates		15.0	40.0	μА
				When the subclock does not operate		0.5	10.0	μА
			STOP mode Voode = 3.0 V	When the subclock operates		3.0	10.0	μΑ
				When the subclock does not operate		0.3	5.0	μΑ
			STOP mode VDDDR = 2.0 V	When the subclock operates		1.5	7.0	μА
				When the subclock does not operate		0.2	4.0	μА

Notes 1. Current through the AVREF pin is excluded.

2. When the subclock is not operating in the STOP mode, disconnect the feedback resistor and clock noise eliminator and connect the XT1 pin to V_{DD} .

AC CHARACTERISTICS (Ta = -10 to +70 °C, VDD = AVDD = 5.0 V \pm 10 %, Vss = AVss = 0 V)

Serial interface

(1) Channel 0

Parameter	Symbol		Conditions	Min.	Max.	Unit
Serial clock cycle time	tcysko	Input	External clock	1.0		μs
		Output	fcux divided by 8	1.3		μs
			faux divided by 32	5.3		μs
Serial clock low-level width	twskLo	Input	External clock	420		ns
		Output	faux divided by 8	556		ns
			four divided by 32	2.5		μs
Serial clock high-level width	twsкно	Input	External clock	420		ns
		Output	fcux divided by 8	556		ns
	ļ. <u></u> .		fack divided by 32	2.5	-	μs
SIO, SB0 setup time (to SCKO 1)	tsssko			150		ns
SIO, SB0 hold time (to SCK0 1)	bissko			400		ns
SO0, SB0 output delay time (to SCK0 ↓)	tosesko1		ush-pull output rire serial I/O mode)	0	300	ns
	tosaskoz	Open-drain output (SBI mode), Rι ≃ 1 kΩ		0	800	ns
SB0 high hold time (to SCK0 1)	рнѕвѕко	SBI mod	0	4tcyx	<u> </u>	ns
BB0 low setup time (to SCK0 ↓)	tssesko			4tcyx		ns
B0 low-level width	twsBLo			4tcyx		ns
SBO high-level width	twsвно			4tcyx		ns

Remarks 1. The values listed in the above table are obtained when fxx = 12 MHz and $C_L = 100$ pF.

- 2. fcLK indicates the internal system clock (fxx divided by 2).
- 3. tcyx = 1/fxx

(2) Channel 1

Parameter	Symbol	C	onditions	Min.	Max.	Unit
Serial clock cycle time	tcysk1	External clock	Automatic transfer	17tcyx		ns
		input	Three-wire	13tcyx		ns
		Output	fclk divided by 8	1.3		μs
			fcux divided by 32	5.3		μs
			fcux divided by 64	10.6		μs
Serial clock low-level width	twskLi	External clock	Automatic transfer	5tcvx		ns
		input	Three-wire	5tcvx		ns
		Output	fcux divided by 8	620		ns
			fclk divided by 32	2.6		μѕ
	L		fcux divided by 64	5.3		μs
Serial clock high-level width	twsk+1	External clock	Automatic transfer	9tcyx		ns
		input	Three-wire	5terx		ns
		Output	fcux divided by 8	620		ns
			fcux divided by 32	2.6		μs
			fcux divided by 64	5.3		μs
SI1 setup time (to SCK1 ↑)	tssski		<u> </u>	100		пѕ
SI1 hold time (to SCK1 1)	tussk1		<u> </u>	400		ns
SO1 output delay time (to SCK1 ↓)	tosaskı			0	300	ns
SCK1(8) ↑ → STRB1 ↑	tostribi			tws:ru	tcysk1	
Strobe signal high-level width	twsmai	_		tcysk1 - 30	tcysk1 + 30	ns
BUSY1 setup time referred to BUSY1 detection	tsausyr			100		ns
BUSY1 hold time referred to BUSY1 detection	theusy1			100		ns
BUSY inactive → SCK1(1) ↓	tususy1				tcyskı + twskhı	

Remarks 1. The values listed in the above table are obtained when fxx = 12 MHz and $C_L = 100$ pF.

- 2. fcux indicates the internal system clock (fxx divided by 2).
- 3. tcyk = 1/fxx
- 4. The parenthesized number as in SCK1(n) indicates that n-1 SCK1 pulses precede this particular SCK1(n) pulse.
- 5. $\overline{BUSY1}$ is detected when (n+2) × tcysk1 has passed after $\overline{SCK1}(8) \uparrow (n = 0, 1, \cdots)$.

OTHER OPERATIONS (TA = -10 to +70 °C, $V_{DD} = AV_{DD} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Pa	rameter	Symbol	Conditions	Min.	Max.	Unit
CTI00, CTI10 low-level widt	•	twcn.		4tcyx		пѕ
CTI00, CTI10, CTI11 high-level width		twcтн		4tcyx		ns
CLR1 low-level width		twcniL	Digital noise ellminator not used	4tcvx		ns
			Digital noise eliminator used ICR bit 4 = 0	160tcyx		ns
			Digital noise eliminator used ICR bit 4 = 1	256tcyx		ns
CLR1 high-level width tw		twonin	Digital noise eliminator not used	4tcvx		ns
			Digital noise eliminator used ICR bit 4 = 0	160tcyx		ns
_			Digital noise eliminator used ICR bit 4 = 1	256tcvx		ns
Digital noise	Removed	twsep	ICR bit 4 = 0		152tcvx	ns
eliminator	pulse width		ICR bit 4 = 1		248tcyx	пѕ
	Passed pulse		ICR bit 4 = 0	160tcyx		ns
	width		ICR bit 4 = 1	256tcvx		ns
Havino synchro		to+s	ICR bit 4 = 0	772tcyx	778tcyx	лѕ
(CLR1 ↑ → Hs	sync \(\psi \)		ICR bit 4 = 1	760tcyx	766tcvx	ns
Have cycle tin	ne .	tcychs	When fxx is 12 MHz	63.5		μs
Have active le	vel width	twns	When fxx is 12 MHz	5		μs
NMI low-level	width	twniL	<u> </u>	10		μs
NMI high-level	width	twnin	·	10		μs
INTPO - INTP2	low-level width	twipt		4tcvx		ns
INTPO - INTP2	high-level	twiph		4tcm		ns
RESET low-lev	vel width	twrsL		10		μS

Remark toyx = 1/fxx

CLOCK OUTPUT OPERATION (TA = -10 to +70 °C, $V_{DD} = AV_{DD} = 5.0 \text{ V} \pm 10 \%$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Calculation formula	Min.	Max.	Unit
CLO cycle time	toyou		333	2667	ns
CLO low-level width	tcu	tcvci/2 ±50	116	1384	ns
CLO high-level width	tcun	tcyci/2 ±50	116	1384	ns
CLO rising time	tcla			50	ns
CLO falling time	tclf			50	ns

Remark The values in the table are obtained when fxx = 12 MHz and C_L = 100 pF.

DATA MEMORY LOW-VOLTAGE DATA RETENTION CHARACTERISTICS

 $(T_A = -10 \text{ to } +70 \text{ 'C, AVss} = V_{SS} = AV_{REF} = 0 \text{ V})$

Parameter	Symbol		Conditions	Min.	Тур.	Max.	Unit
Data retention voltage	VDDDR	STOP mode ^N	lote 1	2.0		5.5	٧
Data retention current Note 2, Note 3	topa	STOP mode VDDDR = 5.5 V	When the subclock operates		15.0	70.0	μА
			When the subclock does not operate		0.5	40.0	Αц
		STOP mode VDDDR = 3.0 V	When the subclock operates		3.0	14.0	μΑ
			When the subclock does not operate		0.3	8.0	μΑ
		STOP mode VDDDA = 2.0 V	When the subclock operates		1.5	9.0	μΑ
			When the subclock does not operate		0.2	6.0	μΑ
Data retention current (Ta = 25 °C) Note 3	lods	STOP mode VDDDR = 5.5 V	When the subclock operates		15.0	40.0	μА
			When the subclock does not operate		0.5	10.0	μΑ
		STOP mode VDDDR = 3.0 V	When the subclock operates		3.0	10.0	μА
			When the subclock does not operate		0.3	5.0	μА
		STOP mode VDDDR = 2.0 V	When the subclock operates		1.5	7.0	μА
			When the subclock does not operate		0.2	4.0	μΑ
Voo rising time	t nvo			200			μs
Voo falling time	t FVD			200			μs
Voc retention time (referred to STOP mode setting)	t HVD			0			ms
STOP release signal input time	t DREL			0		† · · · · †	ms
Low-level input voltage	VL	Specified pins ^N	ote 4	0		0.1 V 000A	٧
High-level input voltage	Vін			0.9VDDDR		VDDDR	V

- Notes 1. The voltage to keep the subclock operating is lower than the data retention voltage.
 - 2. Current through the AVREF pin is excluded.
 - 3. When using the XT1/P86 pin for input, disconnect the feedback resistor and clock noise eliminator.
 - Pins NMI, RESET, P21/INTP0, P22/INTP1, P23/INTP2, P24/CTI10, P25/CTI00, P26/CTI11, P27/CLR1, P34/CLR0, P35/SI0, P36/SO0/SB0, P37/SCK0, P93/SCK1, P95/SI1, MODE, and P86/XT1 (when the subclock is not operating)



CLOCK FUNCTION ($T_A = -10 \text{ to } +70 \text{ 'C, AVss} = \text{Vss} = 0 \text{ V}$)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Voltage to keep the subclock operating	V _{DDXT}		2.0			٧
Operating voltage for hardware clock function	VDDw		2.0		-	٧

FLAG FOR DETECTING A BREAK OF SUBCLOCK OPERATION

(TA = -10 to +70 °C, VDD = AVDD = 5.0 V ± 10 %, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Time duration detected as a	Toscr		45			μs
break of oscillating						•

A/D CONVERTER CHARACTERISTICS

(TA = -10 to +70 °C, VDD = AVDD = 5.0 V ± 10 %, 3.8 V \leq AVREF \leq VDD, AVSS = VSS = 0 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution			8			bit
Total error		4.0 V ≤ AVREF ≤ VDD			0.4	%
		3.8 V ≤ AVREF ≤ VDD			0.8	%
Quantization error					±1/2	LSB
Conversion time	tconv	ADM0 bit 4 = 0 ^{Note}	360tcvx			ns
		ADM0 bit 4 = 1 Note	240tcyx			ns
Sampling time	İSAMP	ADMO bit 4 = 0 ^{Note}	72tcyx			ns
		ADMO bit 4 = 1 Note	48tcyx			ns
Analog input voltage	VIAN		-0.3		AVrer + 0.3	٧
Reference voltage	AVREF		3.8	_	Vpo	V
AVREF current	Alrer			0.2	1.0	mA

Note The time specified by ADM0 is used even for conversion with ADM1.

CHARACTERISTICS OF THE OPERATIONAL AMPLIFIERS

 $(T_A = -10 \text{ to } +70 \text{ ^{\circ}C}, V_{DD} = AV_{DD} = 5.0 \text{ V} \pm 10 \text{ %, } AV_{SS} = V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Open-loop gain	Av		60			dB
Voltage range for common- mode input	View		0.5		3.3	٧
Input offset voltage	Vos			±10	<u>+20</u>	mV
High-level output current	Іонор	VDD = 5.0 V, VOH = VDD/2	-4.0	-12.0		mA
Low-level output current	lolop	VDD = 5.0 V, VOL = VDD/2	50	130		μА
Slew rate	+			1		V/μs
	_			-4		V/ms
Common-mode rejection ratio	CMRR		60			dB
Supply-voltage rejection ratio	PSRR		60			dB
Unity-gain frequency	fo		1			MHz

Caution For stable operation, do not decrease the operational amplifier gain below 20 dB.

RECCTL WRITE CIRCUIT (TA = -10 to +70 °C, $V_{DD} = AV_{DD} = 5.0 \text{ V} \pm 10 \text{ %, } AV_{SS} = V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CTLDLY charge current	Іонст	V _{DD} = 5.0 V V _{OH} = 0 V	-500	-900	-1300	μА
CTLDLY discharge current	loloti	V _{DD} = 5.0 V V _{OL} = 5.0 V	1300	2200	3200	μА
PTO10, PTO11 high-level output current	Іонрто	V _{DD} = 5.0 V V _{OH} = 0 V	-6	-12	-22	mA

Caution When a 1- μ F capacitor is connected, the time constant for PTO10 or PTO11 is 2 to 5 ms.



DC PROGRAMMING CHARACTERISTICS (TA = +25 ± 5 °C, Vss = AVss = 0 V)

Parameter	Symbol	Symbol Note	Conditions	Min.	Тур.	Max.	Unit
High-level input voltage	VH	ViH		2.4		VDDP+0.3	٧
Low-level input voltage	VIL	Vil		-0.3	-	0.8	٧
Input leakage current	LIP	lu	0 ≤ Vı ≤ VDDP			10	μΑ
High lovel output valence	Vон	Vo _{H1}	Іон = -400 μΑ	2.4			V
High-level output voltage	V _{OH2}	V _{OH2}	Іон = −100 <i>μ</i> A	VDDP - 0.7			٧
Low-level output voltage	Vol	Vol	loL = 2.1 mA			0.45	٧
Output leakage current	lLo		0 ≤ VI ≤ VDDP, OE = VIH			10	μА
Voo supply voltage	VDDP	VDD	Program memory write mode	5.75	6.0	6.25	٧
			Program memory read mode	4.50	5.0	5.50	
VPP supply voltage	VPP	VPP	Program memory write mode	12.2	12.5	12.8	٧
			Program memory read mode	VPP = VDDP			v
Voo supply current	loo	lop	Program memory write mode		20	30	mA
			Program memory read mode CE = Vil., Vi = Vih		20	30	mA
Ver supply current	IPP	I PP	Program memory write mode CE = ViL, OE = ViH		5	30	mΑ
	1		Program memory read mode		1	100	μА

Note Symbols for the corresponding μ PD27C256A

AC PROGRAMMING CHARACTERISTICS

 $(T_A = +25 \pm 5 \, ^{\circ}C, \, V_{DD} = AV_{DD} = 6 \pm 0.25 \, V, \, V_{PP} = 12.5 \pm 0.3 \, V, \, V_{SS} = AV_{SS} = 0 \, V)$

Parameter	Symbol	Symbol Note	Conditions	Min.	Тур.	Max.	Unit
Address set up time to CE↓	tsac	tas		2			μs
OE↓ delay time from data	topoo	toes		2			μs
Input data setup time to CE↓	tsinc	tos		2			μs
Address hold time to CE1	thca	t AH		2			μs
Input data hold time to CE1	therb	tон		2			μs
Output data hold time to OE1	tHOOD	t DF		0		130	ns
VPP setup time to CE↓	tsvec	tves		1			ms
Voo setup time to CE↓	tsvoc	tvos		1			ms
Initial program pulse width	tw.1	tpw		0.95	1.00	1.05	ms
Additional program pulse width	tw.2	topw		2.85		78.75	ms
OE↓→ data output time	toooc	tce				150	ns

Note Symbols for corresponding μ PD27C256A


READ OPERATION (TA = $+25 \pm 5$ °C, VDD = AVDD = VPP = 5 ± 0.5 V, Vss = AVss ≈ 0 V)

Parameter	Symbol	Symbol Note 1	Conditions	Min.	Тур.	Max.	Unit
Data output time from address	tdaod	tacc	CE = OE = VIL			200	ns
CE↓→ data output time	tocop	tce	OE = VIL			200	ns
OE↓→ data output time	toooo	toe	CE = VIL			75	ns
Data hold time to OE↑ or CE↑ Note 2	рнсор	tor	CE = VIL OF OE = VIL	0		60	ns
Data hold time to address	thaod	tон	CE = OE = VIL	0	-		ns

Notes 1. Symbols for the corresponding μ PD27C256A

2. thcoo is the time measured from when either OE or CE reaches Vih, whichever is faster.


AC Timing Test Points



TIMING WAVEFORM


Serial Operation (SIO0)

Three-wire serial I/O mode




SBI Mode


Bus release signal transfer




Command signal transfer




Serial Operation (SIO1) Three-wire serial I/O mode




Automatic Transfer Mode (Internal Clock) Without busy-state processing




When the busy-state processing continues




When the busy-state processing ends




Super Timer Unit Input Timing




Interrupt Input Timing




Reset Input Timing




Clock Output Timing



Data Retention Timing




One-Time PROM Write Mode Timing



Cautions 1. Vod must be applied before VPP, and must be cut after VPP.


2. Vpp including overshoot must not exceed +13 V.

One-Time PROM Read Mode Timing




7. PACKAGE DRAWING

100 PIN PLASTIC QFP (14 × 20)



detail of lead end




NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P100GF-65-3BA1-2

MILLIMETERS	INCHES
23.6±0.4	0.929±0.016
20.0±0.2	0.795+0.009
14.0±0.2	0.551+0.009
17.6±0.4	0.693±0.016
0.8	0.031
0.6	0.024
0.30±0.10	0.012+0.004
0.15	0.006
0.65 (T.P.)	0.026 (T.P.)
1.8±0.2	0.071 +0.008
0.8±0.2	0.031 +0.009
0.15 ^{+0.10} _{-0.05}	0.006+0.004
0.10	0.004
2.7	0.106
0.1±0.1	0.004±0.004
3.0 MAX.	0.119 MAX.
	23.6±0.4 20.0±0.2 14.0±0.2 17.6±0.4 0.8 0.6 0.30±0.10 0.15 0.65 (T.P.) 1.8±0.2 0.15±0.05 0.10 2.7 0.1±0.1

100 PIN CERAMIC WQFN



NOTE

Each lead centerline is located within 0.06 mm (0.003 inch) of its true position (T.P.) at maximum material condition.


	-	X100KW-65A-1
ITEM	MILLIMETERS	INCHES
A	20.6±0.4	0.811±0.016
В	19.0	0.748
С	13.8	0.543
D	14.6±0.4	0.575±0.016
E	1.94	0.076
F	2.14	0.084
G	3.5 MAX,	0.138 MAX.
Н	0.45±0.10	0.018+0.004
ı	0.06	0.003
J	0.65	0.026
К	1.0±0.2	0.039*0.009
a	C 0.3	C 0.012
R	0.875	0.034
S	1.125	0.044
T	Ř 3.17	R 0.125
U	12.0	0.472
W	0.75±0.2	0.030-0.008
Z	0.10	0.004


PACKAGE DRAWING AND PAD DRAWING OF THE EV-9200GF-100


The μ PD78146GF can be mounted on the board using the conversion socket EV-9200GF-100, which has the same pin configuration as a QFP chip.

The package dimensions and pad pattern of the EV-9200GF-100 are shown below.

Based on EV-9200GF-100 (1) Package drawing (in mm)








EV-9200GF-100-G0

ITEM	MILLIMETERS	INCHES
Α	24.6	0.969
В	21	0.827
С	15	0.591
D	18.6	0.732
E	4-C 2	4-C 0.079
F	0.8	0.031
G	12.0	0.472
Н	22.6	0.89
1	25.3	0.996
J	6.0	0.236
K 16.6		0.654
L 19.3 076		076
М	8.2	0.323
Z	8.0	0.315
0	O 2.5 0.098	
Р	P 2.0 0.079	
Q	0.35 0.014	
R	ø 2.3	ø0.091
S	φ1.5	ø0.059

Based on EV-9200GF-100 (2) Pad drawing (in mm)



EV-9200GF-100-P0

ITEM	MILLIMETERS	INCHES
Α	26.3	1.035
В	21.6	0.85
С	0.65±0.02 × 29=18.85±0.05	$0.026^{+0.001}_{-0.002} \times 1.142 = 0.742^{+0.002}_{-0.002}$
D	0.65±0.02 × 19=12.35±0.05	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
E	15.6	0.614
F	20.3	0.799
G	12±0.05	0.472+0.003
. Н	6±0.05	0.236 ^{+0.003}
	0.35±0.02	0.014 ^{+0.001}
J	\$\phi2.36\pm0.03	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
K	ø 2.3	¢ 0.091
L	∮1.57±0.03	\$\\\0.062\text{+0.001} \\\0.062\text{+0.002}

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY

MANUAL* (IEI-1207).



8. RECOMMENDED SOLDERING CONDITIONS

The following conditions (see table below) must be met when soldering this product.

For the details of the recommended soldering conditions refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Table 8-1 Soldering Conditions for Surface-Mount Devices

 μ PD78P148GF-3BA: 100-pln plastic QFP (14 mm \times 20 mm excluding the dimensions of the pins)

Soldering process	Soldering conditions	Symbol	
Infrared ray reflow	Peak package's surface temperature: 235 °C Reflow time: 30 seconds or less (at 210 °C or higher) Number of reflow processes: 1 Exposure limit: 7 days Note (20 hours of pre-baking is required at 125 °C afterward.)	IR35-207-1	
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or higher) Number of reflow processes: 1 Exposure limit: 7 days Note (20 hours of pre-baking is required at 125 °C afterward.)	VP15-207-1	
Partial heating method	Terminal temperature: 300 'C or below Flow time: 3 seconds or less (one side per device)	-	

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: Temperature of 25 °C and maximum relative humidity at 65 % or less

Caution Do not apply more than a single process at once, except for "Partial heating method."

APPENDIX A DIFFERENCES BETWEEN μ PD78P148 AND RELATED PRODUCTS (μ PD78146, μ PD78148, AND μ PD78138)

Function		μPD78146	μPD78148	PD78P148یر	μ	PD78138
Minimum execution	instruction time		0.3	3 μs (at 12 MHz)		
ROM type		Mask	ROM	PROM	N	lask ROM
ROM capacity		24K bytes		32K bytes		
RAM capacity		688 bytes ^{Note} 1	688 bytes ^{Note 1} 816 bytes ^{Note 1}		640 bytes	
1/0	Port	76Note 2		58		
A/D		15		8		
	Others	6 (fc	or operational amplifi	er I/O)	0	
Real-time output port 18 (Output trigger timer can be selected.) (Output trigger)		8 ger timer only is set.)				
Super timer	Timer	• 16 bits × 3 • 8 bits × 3			• 16 bits × 3 • 7 bits × 1	
unit	Counter	22-bit free running 6-bit up/down coun			18-bit free counter	ee running × 1
	Capture register	 22 bits × 2 16 bits × 3 8 bits × 2 	 22 bits × 2 16 bits × 3 18 bits × 1 16 bits × 4 			4
	Compare register	• 16 bits × 7 • 8 bits × 3	• 16 bits × 7 • 16 bits × 6			_
	PWM output	 12 bits × 2 channels (carrier frequency: 46.9 kHz/23.4 kHz) 14 bits × 1 channel (carrier frequency: 5.9 kHz) 8 bits × 3 channels (carrier frequency: 5.9 kHz) 46.9 kHz/23.4 kHz) 			requency:	
Multiply in	structions		absolute value) \times 8 bits			
Multiplier		16 bits (complement): Operation time: 2.67		nt)		_
A/D converter		8-bit resolution × 15 channels (7 channels can also be used as ports.)			8-bit resolut	tion × 8 channels
Serial interface		selec - Char	nnel 1: Only 3-wire		1 channel	Either 3-wire SIO or SBI can be selected.
Analog cir	cuit	2 operational amplifiers are provided.				
Interrupt	External	5 5			5	
	Internal	20 12			12	
Package	kage 100-pin plastic QFP (0.65 mm pitch, 14 × 20 mm) 100-pin ceramic WQFN (14 × 20 mm) (μPD78P148 only)		80-pin plastic QFP (0.8 mm pitch, 14 × 20 mm)			
Vsvnc separator		Removed pulse width: Either 12.7 μs or 20.7 μs can be selected.		Removed pulse width: Either 5.3 μs or 12.0 μs can be selected.		
Remote co	ontroller eption circuit	8-bit timer 4 (TM4) is p	provided.			-
Clock fund	tion	The clock function of hardware is provided.			_	

Notes 1. Total of dual-port RAM (256 bytes) and peripheral RAM.

2. 10 port pins are also used for analog input to the A/D converter or as analog pins for the operational amplifiers.

APPENDIX B DEVELOPMENT TOOLS

The following tools are provided for developing a system that employs the $\mu PD78P148$.

[Hardware]

IE-78140-R	In-circuit emulator applicable for the μ PD78146, μ PD78148, and μ PD78P148. For debugging, connect the emulator to the host machine. The connection of the emulator to the host machine enables symbolic debugging and object file transfer between the emulator and the host machine, thus enhancing debugging efficiency. The emulator has two RS-232-C serial interfaces channels. It can be connected to PROM programmer PG-1500. It also has the Centronics interface so that an object file and symbol file can be downloaded at high speed.	
EP-78140GF-R	Emulation probe for the μ PD78146GF-xxx-3BA, μ PD78148GF-xxx-3BA, and μ PD78P148GF-3BA. A 100-pin conversion socket, EV-9200GF-100, is supplied with the emulation probe, enabling easy development of a system.	
EV-9200GF-100	Conversion socket produced for the 100-pin plastic QFP (14 × 20 mm). This socket is mounted on the PC board of the user system. The socket is used together with the EP-78140GF-R.	
EV-9900	Jig used for removing the μPD78P148K from the EV-9200GF-100	
PG-1500 A PROM programmer. Programs can be written into PROMs in a stand-alone mode or control from a host machine when this programmer is connected with the accessory to optional programmer adapter. Products programmable with the PG-1500 are common PROMs (256K-bit to 4M-bit) and single chip microcomputers containing PROMs.		
PA-78P148GF PA-78P148K	PROM programmer adapter for the μ PD78P148. The adapter is used with the PG-1500.	

[Software]

RA78K/I relocatable assembler	This relocatable assembler can be used for all 78K/I series emulators. With its macro functions, it allows the user to improve program development efficiency. A structured-programming assembler is also provided, which enables explicit description of program control structures. This assembler greatly improves productivity in program production and maintenance.			
	Host machine	os	Distribution media	Part number
	PC-9800 series	MS-DOS TM / Ver. 3.30	3.5-inch 2HD	μS5A13RA78K1
		to Ver. 5.00A ^{Note}	5.25-inch 2HD	μS5A10RA78K1
	IBM PC/AT TM or compatibles	See [OS for IBM PC].	5.25-inch 2HC	μS7B10RA78K1
E-78140-R control program IE controller)	This control program allows the user to control the IE-78140-R from the host machine. Its automatic command execution function ensures more efficient debugging.			
	Host machine	os	Distribution media	Part number
	PC-9800 series	MS-DOS Ver. 3.30	3.5-inch 2HD	μS5A13IE78140
		to Ver. 5.00A ^{Note}	5.25-inch 2HD	μS5A10IE78140
	IBM PC/AT or compatibles	See [OS for IBM PC].	5.25-inch 2HC	μS7B10lE78140
PG-1500 controller	This program enab parallel interface.	les the host machine to co	ontrol the PG-1500 under	r the serial interface and
	Host machine	os	Distribution media	Part number
	PC-9800 series	MS-DOS Ver. 3.30	3.5-inch 2HD	μS5A13PG1500
		to Ver. 5.00A ^{Note}	5.25-inch 2HD	μS5A10PG1500
	IBM PC/AT or	See [OS for IBM PC].	3.5-inch 2HD	μS7B13PG1500
	compatibles		5.25-inch 2HC	μS7B10PG1500

Note These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 and Ver. 5.00A.

Remark The operation of software products that include the assembler and IE controller is guaranteed only under the OSs on the corresponding host machines described above.


★ [OS for IBM PC]

The following operating systems are supported for IBM PC.

os	Version
PC DOSTM	Ver. 3.1 to Ver. 6.3
	J6.1/V ^{Note} to J6.3/V ^{Note}
IBM DOSTM	J5.02/V ^{Note}
MS-DOS	Ver. 5.0 to Ver. 6.2
	5.0/VNote to 6.2/VNote

Note Supports English mode only.

Caution These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 and after.



[MEMO]

Cautions on CMOS Devices

1 Countermeasures against static electricity for all MOSs

Caution When handling MOS devices, take care so that they are not electrostatically charged.

Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.

Also handle boards on which MOS devices are mounted in the same way.

2 CMOS-specific handling of unused input pins

Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VDD or GND pin through a resistor.

If handling of unused pins is documented, follow the instructions in the document.

(3) Statuses of all MOS devices at Initialization

Caution The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

MS-DOS is a trademark of Microsoft Corporation.

IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11